Skip to content
Snippets Groups Projects
Commit 6a456115 authored by Duncan Meacher's avatar Duncan Meacher
Browse files

gstlal_etg_pipe: Set segment gps times to be integer multiples of output file cadence

parent ed81d7f3
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
gstlal-ugly/bin/gstlal_etg_pipe
+ 71
− 20
View file @ 6a456115
......@@ -47,6 +47,7 @@ from gstlal import dagparts as gstlaldagparts
from gstlal import datasource
from gstlal import multichannel_datasource
from gstlal import idq_multirate_datasource
from gstlal import idq_aggregator
class LIGOLWContentHandler(ligolw.LIGOLWContentHandler):
pass
......@@ -57,6 +58,38 @@ lsctables.use_in(LIGOLWContentHandler)
# get a dictionary of all the segments
#
def breakupseg(seg, maxextent, overlap):
if maxextent <= 0:
raise ValueError, "maxextent must be positive, not %s" % repr(maxextent)
# Simple case of only one segment
if abs(seg) < maxextent:
return segments.segmentlist([seg])
# adjust maxextent so that segments are divided roughly equally
maxextent = max(int(abs(seg) / (int(abs(seg)) // int(maxextent) + 1)), overlap)
maxextent = int(math.ceil(abs(seg) / math.ceil(abs(seg) / maxextent)))
end = seg[1]
seglist = segments.segmentlist()
while abs(seg):
if (seg[0] + maxextent + overlap) < end:
# Round down segment gps end time to integer multiple of cadence.
seglist.append(segments.segment(seg[0], idq_aggregator.floor_div(int(seg[0]) + maxextent + overlap, options.cadence)))
seg = segments.segment(seglist[-1][1] - overlap, seg[1])
else:
seglist.append(segments.segment(seg[0], end))
break
return seglist
def breakupsegs(seglist, maxextent, overlap):
newseglist = segments.segmentlist()
for bigseg in seglist:
newseglist.extend(breakupseg(bigseg, maxextent, overlap))
return newseglist
def analysis_segments(ifo, allsegs, boundary_seg, max_template_length = 30):
segsdict = segments.segmentlistdict()
# 512 seconds for the whitener to settle + the maximum template_length
......@@ -66,7 +99,8 @@ def analysis_segments(ifo, allsegs, boundary_seg, max_template_length = 30):
segsdict[ifo] = segments.segmentlist([boundary_seg])
segsdict[ifo] = segsdict[ifo].protract(start_pad)
segsdict[ifo] = gstlaldagparts.breakupsegs(segsdict[ifo], segment_length, start_pad)
# FIXME revert to gstlaldagparts.breakupsegs and remove above two functions when we no longer write to ascii.
segsdict[ifo] = breakupsegs(segsdict[ifo], segment_length, start_pad)
if not segsdict[ifo]:
del segsdict[ifo]
......@@ -82,10 +116,11 @@ def etg_node_gen(gstlalETGJob, dag, parent_nodes, segsdict, ifo, options, channe
total_rates = 0
outstr = ""
n_channels = 0
n_cpu = 0
n_process = 0
trig_start = options.gps_start_time
write_channel_list = True
# Loop over all channels to determine number of streams and minimum number of processes needed
# Loop over all channels to determine number of threads and minimum number of processes needed
for ii, channel in enumerate(channels,1):
samp_rate = data_source_info.channel_dict[channel]['fsamp']
max_samp_rate = min(2048, int(samp_rate))
......@@ -93,20 +128,24 @@ def etg_node_gen(gstlalETGJob, dag, parent_nodes, segsdict, ifo, options, channe
n_rates = int(numpy.log2(max_samp_rate/min_samp_rate) + 1)
cumsum_rates += n_rates
total_rates += n_rates
if cumsum_rates >= options.streams or ii == len(data_source_info.channel_dict.keys()):
n_cpu += 1
if cumsum_rates >= options.threads or ii == len(data_source_info.channel_dict.keys()):
n_process += 1
cumsum_rates = 0
# Create more even distribution of channels across minimum number of processes
n_streams = math.ceil(total_rates / n_cpu)
n_threads = math.ceil(total_rates / n_process)
if options.verbose:
print "Total streams =", total_rates
print "Total jobs needed =", n_cpu
print "Evenly distributed streams per job =", int(n_streams)
print "Total threads =", total_rates
print "Total jobs needed =", n_process
print "Evenly distributed threads per job =", int(n_threads)
for seg in segsdict[ifo]:
cumsum_rates = 0
out_index = 0
channel_list = []
for ii, channel in enumerate(channels,1):
n_channels += 1
......@@ -116,15 +155,16 @@ def etg_node_gen(gstlalETGJob, dag, parent_nodes, segsdict, ifo, options, channe
n_rates = int(numpy.log2(max_samp_rate/min_samp_rate) + 1)
cumsum_rates += n_rates
outstr = outstr + channel + ":" + str(int(samp_rate))
channel_list.append(channel + " " + str(int(samp_rate)))
# Adds channel to current process
if cumsum_rates < n_streams and ii < len(data_source_info.channel_dict.keys()):
if cumsum_rates < n_threads and ii < len(data_source_info.channel_dict.keys()):
outstr = outstr + " --channel-name="
# Finalise each process once number of streams passes threshold
if cumsum_rates >= n_streams or ii == len(data_source_info.channel_dict.keys()):
# Finalise each process once number of threads passes threshold
if cumsum_rates >= n_threads or ii == len(data_source_info.channel_dict.keys()):
out_index += 1
outpath = options.out_path + "/gstlal_etg/gstlal_etg_%04d/%i-%i" %(out_index, int(trig_start), int(seg[1])-int(trig_start))
outpath = options.out_path + "/gstlal_etg/gstlal_etg_%04d" %(out_index)
etg_nodes[channel] = \
inspiral_pipe.generic_node(gstlalETGJob, dag, parent_nodes = parent_nodes,
opts = {"gps-start-time":int(seg[0]),
......@@ -136,19 +176,28 @@ def etg_node_gen(gstlalETGJob, dag, parent_nodes, segsdict, ifo, options, channe
"mismatch":options.mismatch,
"qhigh":options.qhigh,
"cadence":options.cadence,
#"triggers-from-dataframe":"",
"disable-web-service":""
},
input_files = {"frame-cache":options.frame_cache},
output_files = {"out-path":outpath}
)
if options.verbose:
print "Job %04d, number of channels = %3d, number of streams = %4d" %(out_index, n_channels, cumsum_rates)
if options.verbose and write_channel_list is True :
print "Job %04d, number of channels = %3d, number of threads = %4d" %(out_index, n_channels, cumsum_rates)
if write_channel_list is True :
listpath = options.out_path + "/gstlal_etg/channel_lists/channel_list_%04d.txt" %(out_index)
f = open(listpath,'w')
for channel_out in channel_list:
f.write(channel_out+'\n')
f.close()
cumsum_rates = 0
outstr = ""
n_channels = 0
channel_list = []
trig_start = int(seg[1])
write_channel_list = False
return etg_nodes
......@@ -166,13 +215,13 @@ def parse_command_line():
# trigger generation options
parser.add_option("-v", "--verbose", action = "store_true", help = "Be verbose.")
parser.add_option("--triggers-from-dataframe", action = "store_true", default = False,
help = "If set, will output iDQ-compatible triggers to disk straight from dataframe once every cadence")
help = "If set, will output iDQ-compatible triggers to disk straight from dataframe once every cadence")
parser.add_option("--disable-web-service", action = "store_true", help = "If set, disables web service that allows monitoring of PSDS of aux channels.")
parser.add_option("--description", metavar = "string", default = "GSTLAL_IDQ_TRIGGERS", help = "Set the filename description in which to save the output.")
parser.add_option("--cadence", type = "int", default = 32, help = "Rate at which to write trigger files to disk. Default = 32 seconds.")
parser.add_option("-m", "--mismatch", type = "float", default = 0.2, help = "Mismatch between templates, mismatch = 1 - minimal match. Default = 0.2.")
parser.add_option("-q", "--qhigh", type = "float", default = 20, help = "Q high value for half sine-gaussian waveforms. Default = 20.")
parser.add_option("-s", "--streams", type = "float", default = 100, help = "Number of streams to process per node. Default = 100.")
parser.add_option("-t", "--threads", type = "float", default = 100, help = "Number of threads to process per node. Default = 100.")
parser.add_option("-l", "--latency", action = "store_true", help = "Print latency to output ascii file. Temporary.")
parser.add_option("--save-hdf", action = "store_true", default = False, help = "If set, will save hdf5 files to disk straight from dataframe once every cadence")
parser.add_option("--out-path", metavar = "path", default = ".", help = "Write to this path. Default = .")
......@@ -186,7 +235,6 @@ def parse_command_line():
return options, filenames
#
# Useful variables
#
......@@ -195,6 +243,10 @@ options, filenames = parse_command_line()
output_dir = "plots"
listdir = os.path.join(options.out_path, "gstlal_etg/channel_lists")
if not os.path.exists(listdir):
os.makedirs(listdir)
#
#
#
......@@ -238,4 +290,3 @@ etg_nodes = etg_node_gen(gstlalETGJob, dag, [], segsdict, ifo, options, channels
dag.write_sub_files()
dag.write_dag()
dag.write_script()
#dag.write_cache()
gstlal-ugly/share/etg/H1_O2_channel_list.txt 0 → 100644
+ 1167
− 0
View file @ 6a456115
H1:PSL-PERISCOPE_A_DC_POWERMON 16
H1:GRD-ISC_LOCK_OP 16
H1:GRD-ISC_LOCK_MODE 16
H1:GRD-ISC_LOCK_ERROR 16
H1:GRD-ISC_LOCK_STATE_N 16
H1:GRD-ISC_LOCK_OK 16
H1:PEM-CS_WIND_ROOF_WEATHER_MPH 16
H1:PEM-EX_WIND_ROOF_WEATHER_MPH 16
H1:PEM-EY_WIND_ROOF_WEATHER_MPH 16
H1:PEM-MX_WIND_ROOF_WEATHER_MPH 16
H1:PEM-MY_WIND_ROOF_WEATHER_MPH 16
H1:FEC-8_ADC_OVERFLOW_ACC_0_12 16
H1:FEC-8_ADC_OVERFLOW_ACC_0_13 16
H1:LSC-ARM_INPUT_MTRX_1_1 16
H1:LSC-ASAIR_A_RF45_I_ERR_DQ 16384
H1:LSC-ASAIR_A_RF45_Q_ERR_DQ 16384
H1:LSC-CARM_IN1_DQ 16384
H1:LSC-CARM_OUT_DQ 16384
H1:LSC-DARM_IN1_DQ 16384
H1:LSC-DARM_OUT_DQ 16384
H1:LSC-REFL_SERVO_CTRL_OUT_DQ 16384
H1:OMC-ASC_ANG_X_OUT_DQ 2048
H1:OMC-ASC_ANG_Y_OUT_DQ 2048
H1:OMC-ASC_P1_I_OUT_DQ 2048
H1:OMC-ASC_P1_Q_OUT_DQ 2048
H1:OMC-ASC_P2_I_OUT_DQ 2048
H1:OMC-ASC_P2_Q_OUT_DQ 2048
H1:OMC-ASC_POS_X_OUT_DQ 2048
H1:OMC-ASC_POS_Y_OUT_DQ 2048
H1:OMC-ASC_QPD_A_PIT_OUT_DQ 2048
H1:OMC-ASC_QPD_A_YAW_OUT_DQ 2048
H1:OMC-ASC_QPD_B_PIT_OUT_DQ 2048
H1:OMC-ASC_QPD_B_YAW_OUT_DQ 2048
H1:OMC-ASC_Y1_I_OUT_DQ 2048
H1:OMC-ASC_Y1_Q_OUT_DQ 2048
H1:OMC-ASC_Y2_I_OUT_DQ 2048
H1:OMC-ASC_Y2_Q_OUT_DQ 2048
H1:OMC-DCPD_NORM_OUT_DQ 16384
H1:OMC-DCPD_NULL_OUT_DQ 16384
H1:OMC-DCPD_SUM_OUT_DQ 16384
H1:OMC-LSC_DITHER_OUT_DQ 16384
H1:OMC-LSC_I_OUT_DQ 16384
H1:OMC-LSC_SERVO_OUT_DQ 2048
H1:OMC-PZT1_MON_AC_OUT_DQ 16384
H1:OMC-PZT1_MON_DC_OUT_DQ 512
H1:OMC-PZT2_MON_AC_OUT_DQ 16384
H1:OMC-PZT2_MON_DC_OUT_DQ 512
H1:LSC-PD_DOF_MTRX_1_1 16
H1:LSC-TR_X_QPD_B_SUM_OUTPUT 16
H1:LSC-TR_Y_QPD_B_SUM_OUTPUT 16
H1:ALS-C_COMM_A_LF_OUT_DQ 2048
H1:IMC-F_OUT_DQ 16384
H1:IMC-I_OUT_DQ 16384
H1:IMC-L_OUT_DQ 2048
H1:IMC-REFL_DC_OUT_DQ 2048
H1:IMC-TRANS_OUT_DQ 2048
H1:LSC-ASAIR_A_LF_OUT_DQ 2048
H1:LSC-ASAIR_B_LF_OUT_DQ 2048
H1:LSC-ASAIR_B_RF90_I_ERR_DQ 2048
H1:LSC-MCL_IN1_DQ 16384
H1:LSC-MCL_OUT_DQ 16384
H1:LSC-MICH_IN1_DQ 16384
H1:LSC-MICH_OUT_DQ 16384
H1:LSC-MOD_RF45_AM_AC_OUT_DQ 16384
H1:LSC-POPAIR_A_LF_OUT_DQ 2048
H1:LSC-POPAIR_A_RF45_I_ERR_DQ 2048
H1:LSC-POPAIR_A_RF9_Q_ERR_DQ 2048
H1:LSC-POPAIR_B_LF_OUT_DQ 2048
H1:LSC-POPAIR_B_RF18_I_ERR_DQ 2048
H1:LSC-POPAIR_B_RF90_I_ERR_DQ 2048
H1:LSC-POP_A_LF_OUT_DQ 2048
H1:LSC-POP_A_RF45_I_ERR_DQ 2048
H1:LSC-POP_A_RF45_Q_ERR_DQ 2048
H1:LSC-POP_A_RF9_I_ERR_DQ 2048
H1:LSC-POP_A_RF9_Q_ERR_DQ 2048
H1:LSC-PRCL_IN1_DQ 16384
H1:LSC-PRCL_OUT_DQ 16384
H1:LSC-REFLAIR_A_LF_OUT_DQ 2048
H1:LSC-REFLAIR_A_RF45_I_ERR_DQ 16384
H1:LSC-REFLAIR_A_RF45_Q_ERR_DQ 16384
H1:LSC-REFLAIR_A_RF9_I_ERR_DQ 16384
H1:LSC-REFLAIR_A_RF9_Q_ERR_DQ 16384
H1:LSC-REFLAIR_B_RF135_Q_ERR_DQ 2048
H1:LSC-REFLAIR_B_RF27_I_ERR_DQ 2048
H1:LSC-REFLAIR_B_RF27_Q_ERR_DQ 2048
H1:LSC-REFL_A_LF_OUT_DQ 2048
H1:LSC-REFL_A_RF45_I_ERR_DQ 2048
H1:LSC-REFL_A_RF45_Q_ERR_DQ 2048
H1:LSC-REFL_A_RF9_I_ERR_DQ 2048
H1:LSC-REFL_A_RF9_Q_ERR_DQ 2048
H1:LSC-REFL_SERVO_ERR_OUT_DQ 16384
H1:LSC-SRCL_IN1_DQ 16384
H1:LSC-SRCL_OUT_DQ 16384
H1:LSC-XARM_IN1_DQ 2048
H1:LSC-YARM_OUT_DQ 2048
H1:ALS-C_TRX_A_LF_OUT_DQ 2048
H1:ASC-AS_A_DC_NSUM_OUT_DQ 2048
H1:ASC-AS_A_DC_PIT_OUT_DQ 2048
H1:ASC-AS_A_DC_YAW_OUT_DQ 2048
H1:ASC-AS_A_RF36_I_PIT_OUT_DQ 2048
H1:ASC-AS_A_RF36_I_YAW_OUT_DQ 2048
H1:ASC-AS_A_RF36_Q_PIT_OUT_DQ 2048
H1:ASC-AS_A_RF36_Q_YAW_OUT_DQ 2048
H1:ASC-AS_A_RF45_I_PIT_OUT_DQ 2048
H1:ASC-AS_A_RF45_I_YAW_OUT_DQ 2048
H1:ASC-AS_A_RF45_Q_PIT_OUT_DQ 2048
H1:ASC-AS_A_RF45_Q_YAW_OUT_DQ 2048
H1:ASC-AS_B_DC_NSUM_OUT_DQ 2048
H1:ASC-AS_B_DC_PIT_OUT_DQ 2048
H1:ASC-AS_B_DC_YAW_OUT_DQ 2048
H1:ASC-AS_B_RF36_I_PIT_OUT_DQ 2048
H1:ASC-AS_B_RF36_I_YAW_OUT_DQ 2048
H1:ASC-AS_B_RF36_Q_PIT_OUT_DQ 2048
H1:ASC-AS_B_RF36_Q_YAW_OUT_DQ 2048
H1:ASC-AS_B_RF45_I_PIT_OUT_DQ 2048
H1:ASC-AS_B_RF45_I_YAW_OUT_DQ 2048
H1:ASC-AS_B_RF45_Q_PIT_OUT_DQ 2048
H1:ASC-AS_B_RF45_Q_YAW_OUT_DQ 2048
H1:ASC-CHARD_P_OUT_DQ 512
H1:ASC-CHARD_Y_OUT_DQ 512
H1:ASC-CSOFT_P_OUT_DQ 512
H1:ASC-CSOFT_Y_OUT_DQ 512
H1:ASC-DHARD_P_OUT_DQ 512
H1:ASC-DHARD_Y_OUT_DQ 512
H1:ASC-DSOFT_P_OUT_DQ 512
H1:ASC-DSOFT_Y_OUT_DQ 512
H1:ASC-INP1_P_OUT_DQ 512
H1:ASC-INP1_Y_OUT_DQ 512
H1:ASC-MICH_P_OUT_DQ 512
H1:ASC-MICH_Y_OUT_DQ 512
H1:ASC-PRC1_P_OUT_DQ 512
H1:ASC-PRC1_Y_OUT_DQ 512
H1:ASC-PRC2_P_OUT_DQ 512
H1:ASC-PRC2_Y_OUT_DQ 512
H1:ASC-REFL_A_DC_NSUM_OUT_DQ 2048
H1:ASC-REFL_A_DC_PIT_OUT_DQ 2048
H1:ASC-REFL_A_DC_YAW_OUT_DQ 2048
H1:ASC-REFL_A_RF45_I_PIT_OUT_DQ 2048
H1:ASC-REFL_A_RF45_I_YAW_OUT_DQ 2048
H1:ASC-REFL_A_RF45_Q_PIT_OUT_DQ 2048
H1:ASC-REFL_A_RF45_Q_YAW_OUT_DQ 2048
H1:ASC-REFL_A_RF9_I_PIT_OUT_DQ 2048
H1:ASC-REFL_A_RF9_I_YAW_OUT_DQ 2048
H1:ASC-REFL_A_RF9_Q_PIT_OUT_DQ 2048
H1:ASC-REFL_A_RF9_Q_YAW_OUT_DQ 2048
H1:ASC-REFL_B_DC_NSUM_OUT_DQ 2048
H1:ASC-REFL_B_DC_PIT_OUT_DQ 2048
H1:ASC-REFL_B_DC_YAW_OUT_DQ 2048
H1:ASC-REFL_B_RF45_I_PIT_OUT_DQ 2048
H1:ASC-REFL_B_RF45_I_YAW_OUT_DQ 2048
H1:ASC-REFL_B_RF45_Q_PIT_OUT_DQ 2048
H1:ASC-REFL_B_RF45_Q_YAW_OUT_DQ 2048
H1:ASC-REFL_B_RF9_I_PIT_OUT_DQ 2048
H1:ASC-REFL_B_RF9_I_YAW_OUT_DQ 2048
H1:ASC-REFL_B_RF9_Q_PIT_OUT_DQ 2048
H1:ASC-REFL_B_RF9_Q_YAW_OUT_DQ 2048
H1:ASC-SRC2_P_OUT_DQ 512
H1:ASC-SRC2_Y_OUT_DQ 512
H1:IMC-DOF_1_P_IN1_DQ 2048
H1:IMC-DOF_1_Y_IN1_DQ 2048
H1:IMC-DOF_2_P_IN1_DQ 2048
H1:IMC-DOF_2_Y_IN1_DQ 2048
H1:IMC-DOF_3_P_IN1_DQ 2048
H1:IMC-DOF_3_Y_IN1_DQ 2048
H1:IMC-DOF_4_P_IN1_DQ 2048
H1:IMC-DOF_4_Y_IN1_DQ 2048
H1:IMC-IM4_TRANS_PIT_OUT_DQ 2048
H1:IMC-IM4_TRANS_SUM_IN1_DQ 2048
H1:IMC-IM4_TRANS_SUM_OUT_DQ 2048
H1:IMC-IM4_TRANS_YAW_OUT_DQ 2048
H1:IMC-ISS_QPD_PIT_OUT_DQ 2048
H1:IMC-ISS_QPD_SUM_IN1_DQ 2048
H1:IMC-ISS_QPD_SUM_OUT_DQ 2048
H1:IMC-ISS_QPD_YAW_OUT_DQ 2048
H1:IMC-MC1_PIT_OUT_DQ 2048
H1:IMC-MC1_YAW_OUT_DQ 2048
H1:IMC-MC2_PIT_OUT_DQ 2048
H1:IMC-MC2_TRANS_PIT_OUT_DQ 2048
H1:IMC-MC2_TRANS_SUM_IN1_DQ 2048
H1:IMC-MC2_TRANS_SUM_OUT_DQ 2048
H1:IMC-MC2_TRANS_YAW_OUT_DQ 2048
H1:IMC-MC2_YAW_OUT_DQ 2048
H1:IMC-MC3_PIT_OUT_DQ 2048
H1:IMC-MC3_YAW_OUT_DQ 2048
H1:IMC-PWR_IN_OUT_DQ 2048
H1:IMC-PZT_PIT_OUT_DQ 2048
H1:IMC-PZT_YAW_OUT_DQ 2048
H1:IMC-WFS_A_DC_PIT_OUT_DQ 2048
H1:IMC-WFS_A_DC_SUM_OUT_DQ 2048
H1:IMC-WFS_A_DC_YAW_OUT_DQ 2048
H1:IMC-WFS_A_I_PIT_OUT_DQ 2048
H1:IMC-WFS_A_I_YAW_OUT_DQ 2048
H1:IMC-WFS_A_Q_PIT_OUT_DQ 2048
H1:IMC-WFS_A_Q_YAW_OUT_DQ 2048
H1:IMC-WFS_B_DC_PIT_OUT_DQ 2048
H1:IMC-WFS_B_DC_SUM_OUT_DQ 2048
H1:IMC-WFS_B_DC_YAW_OUT_DQ 2048
H1:IMC-WFS_B_I_PIT_OUT_DQ 2048
H1:IMC-WFS_B_I_YAW_OUT_DQ 2048
H1:IMC-WFS_B_Q_PIT_OUT_DQ 2048
H1:IMC-WFS_B_Q_YAW_OUT_DQ 2048
H1:SUS-OM1_M1_DAMP_L_IN1_DQ 256
H1:SUS-OM1_M1_DAMP_P_IN1_DQ 256
H1:SUS-OM1_M1_DAMP_Y_IN1_DQ 256
H1:SUS-OM2_M1_DAMP_L_IN1_DQ 256
H1:SUS-OM2_M1_DAMP_P_IN1_DQ 256
H1:SUS-OM2_M1_DAMP_Y_IN1_DQ 256
H1:SUS-OM3_M1_DAMP_L_IN1_DQ 256
H1:SUS-OM3_M1_DAMP_P_IN1_DQ 256
H1:SUS-OM3_M1_DAMP_Y_IN1_DQ 256
H1:SUS-RM1_M1_DAMP_L_IN1_DQ 256
H1:SUS-RM1_M1_DAMP_P_IN1_DQ 256
H1:SUS-RM1_M1_DAMP_Y_IN1_DQ 256
H1:SUS-RM2_M1_DAMP_L_IN1_DQ 256
H1:SUS-RM2_M1_DAMP_P_IN1_DQ 256
H1:SUS-RM2_M1_DAMP_Y_IN1_DQ 256
H1:PEM-CS_ACC_BEAMTUBE_MCTUBE_Y_DQ 16384
H1:PEM-CS_ACC_BEAMTUBE_XMAN_Y_DQ 2048
H1:PEM-CS_ACC_BEAMTUBE_YMAN_X_DQ 2048
H1:PEM-CS_ACC_BSC1_ITMY_X_DQ 2048
H1:PEM-CS_ACC_BSC1_ITMY_Y_DQ 16384
H1:PEM-CS_ACC_BSC1_ITMY_Z_DQ 2048
H1:PEM-CS_ACC_BSC2_BS_Y_DQ 2048
H1:PEM-CS_ACC_BSC3_ITMX_X_DQ 16384
H1:PEM-CS_ACC_BSC3_ITMX_Y_DQ 2048
H1:PEM-CS_ACC_EBAY_FLOOR_Z_DQ 2048
H1:PEM-CS_ACC_HAM2_PRM_Y_DQ 2048
H1:PEM-CS_ACC_HAM2_PRM_Z_DQ 2048
H1:PEM-CS_ACC_HAM3_PR2_Y_DQ 2048
H1:PEM-CS_ACC_HAM4_SR2_X_DQ 2048
H1:PEM-CS_ACC_HAM5_SRM_X_DQ 2048
H1:PEM-CS_ACC_HAM6_OMC_X_DQ 2048
H1:PEM-CS_ACC_HAM6_OMC_Z_DQ 16384
H1:PEM-CS_ACC_IOT1_IMC_X_DQ 2048
H1:PEM-CS_ACC_IOT1_IMC_Y_DQ 2048
H1:PEM-CS_ACC_IOT1_IMC_Z_DQ 2048
H1:PEM-CS_ACC_IOT2_INPUTOPTICS_Y_DQ 2048
H1:PEM-CS_ACC_ISCT1_REFL_Y_DQ 2048
H1:PEM-CS_ACC_ISCT6_OMC_X_DQ 2048
H1:PEM-CS_ACC_LVEAFLOOR_BS_X_DQ 2048
H1:PEM-CS_ACC_LVEAFLOOR_BS_Y_DQ 2048
H1:PEM-CS_ACC_LVEAFLOOR_BS_Z_DQ 2048
H1:PEM-CS_ACC_LVEAFLOOR_HAM1_Z_DQ 2048
H1:PEM-CS_ACC_LVEAFLOOR_XCRYO_Z_DQ 2048
H1:PEM-CS_ACC_LVEAFLOOR_YCRYO_Z_DQ 2048
H1:PEM-CS_ACC_OPLEV_ITMX_Y_DQ 2048
H1:PEM-CS_ACC_OPLEV_ITMY_X_DQ 2048
H1:PEM-CS_ACC_PSL_PERISCOPE_X_DQ 16384
H1:PEM-CS_ACC_PSL_TABLE1_X_DQ 2048
H1:PEM-CS_ACC_PSL_TABLE1_Y_DQ 2048
H1:PEM-CS_ACC_PSL_TABLE1_Z_DQ 2048
H1:PEM-CS_ACC_PSL_TABLE2_Z_DQ 2048
H1:PEM-CS_ACC_PSL_TABLE3_Z_DQ 2048
H1:PEM-CS_ADC_4_29_2K_OUT_DQ 2048
H1:PEM-CS_ADC_4_30_16K_OUT_DQ 16384
H1:PEM-CS_ADC_4_31_16K_OUT_DQ 16384
H1:PEM-CS_LOWFMIC_LVEA_VERTEX_DQ 256
H1:PEM-CS_MAG_EBAY_LSCRACK_QUAD_SUM_DQ 4096
H1:PEM-CS_MAG_EBAY_LSCRACK_X_DQ 8192
H1:PEM-CS_MAG_EBAY_LSCRACK_Y_DQ 8192
H1:PEM-CS_MAG_EBAY_LSCRACK_Z_DQ 8192
H1:PEM-CS_MAG_EBAY_SUSRACK_QUAD_SUM_DQ 4096
H1:PEM-CS_MAG_EBAY_SUSRACK_X_DQ 8192
H1:PEM-CS_MAG_EBAY_SUSRACK_Y_DQ 8192
H1:PEM-CS_MAG_EBAY_SUSRACK_Z_DQ 8192
H1:PEM-CS_MAG_LVEA_INPUTOPTICS_QUAD_SUM_DQ 4096
H1:PEM-CS_MAG_LVEA_INPUTOPTICS_X_DQ 8192
H1:PEM-CS_MAG_LVEA_INPUTOPTICS_Y_DQ 8192
H1:PEM-CS_MAG_LVEA_INPUTOPTICS_Z_DQ 8192
H1:PEM-CS_MAG_LVEA_OUTPUTOPTICS_QUAD_SUM_DQ 4096
H1:PEM-CS_MAG_LVEA_OUTPUTOPTICS_X_DQ 8192
H1:PEM-CS_MAG_LVEA_OUTPUTOPTICS_Y_DQ 8192
H1:PEM-CS_MAG_LVEA_OUTPUTOPTICS_Z_DQ 8192
H1:PEM-CS_MAG_LVEA_VERTEX_QUAD_SUM_DQ 4096
H1:PEM-CS_MAG_LVEA_VERTEX_X_DQ 8192
H1:PEM-CS_MAG_LVEA_VERTEX_Y_DQ 8192
H1:PEM-CS_MAG_LVEA_VERTEX_Z_DQ 8192
H1:PEM-CS_MAINSMON_EBAY_1_DQ 1024
H1:PEM-CS_MAINSMON_EBAY_2_DQ 1024
H1:PEM-CS_MAINSMON_EBAY_3_DQ 1024
H1:PEM-CS_MAINSMON_EBAY_QUAD_SUM_DQ 1024
H1:PEM-CS_MIC_EBAY_RACKS_DQ 16384
H1:PEM-CS_MIC_LVEA_BS_DQ 16384
H1:PEM-CS_MIC_LVEA_HAM7_DQ 16384
H1:PEM-CS_MIC_LVEA_INPUTOPTICS_DQ 16384
H1:PEM-CS_MIC_LVEA_OUTPUTOPTICS_DQ 16384
H1:PEM-CS_MIC_LVEA_VERTEX_DQ 16384
H1:PEM-CS_MIC_LVEA_XMANSPOOL_DQ 16384
H1:PEM-CS_MIC_LVEA_YMANSPOOL_DQ 16384
H1:PEM-CS_MIC_PSL_CENTER_DQ 16384
H1:PEM-CS_RADIO_EBAY_NARROWBAND_1_DQ 16384
H1:PEM-CS_RADIO_EBAY_NARROWBAND_2_DQ 16384
H1:PEM-CS_RADIO_LVEA_NARROWBAND_1_DQ 16384
H1:PEM-CS_RADIO_LVEA_NARROWBAND_2_DQ 16384
H1:PEM-CS_RADIO_ROOF1_BROADBAND_DQ 16384
H1:PEM-CS_RADIO_ROOF2_BROADBAND_DQ 16384
H1:PEM-CS_RADIO_ROOF3_BROADBAND_DQ 16384
H1:PEM-CS_RADIO_ROOF4_BROADBAND_DQ 16384
H1:PEM-CS_SEIS_LVEA_VERTEX_QUAD_SUM_DQ 256
H1:PEM-CS_SEIS_LVEA_VERTEX_X_DQ 256
H1:PEM-CS_SEIS_LVEA_VERTEX_Y_DQ 256
H1:PEM-CS_SEIS_LVEA_VERTEX_Z_DQ 256
H1:PEM-CS_TEMPERATURE_BSC1_ITMY_DQ 256
H1:PEM-CS_TEMPERATURE_BSC3_ITMX_DQ 256
H1:PEM-CS_TILT_LVEA_VERTEX_T_DQ 256
H1:PEM-CS_TILT_LVEA_VERTEX_X_DQ 256
H1:PEM-CS_TILT_LVEA_VERTEX_Y_DQ 256
H1:TCS-ITMX_CO2_ISS_IN_AC_OUT_DQ 2048
H1:TCS-ITMX_CO2_ISS_OUT_AC_OUT_DQ 2048
H1:TCS-ITMY_CO2_ISS_IN_AC_OUT_DQ 2048
H1:TCS-ITMY_CO2_ISS_OUT_AC_OUT_DQ 2048
H1:SUS-ITMX_L1_WIT_L_DQ 256
H1:SUS-ITMX_L1_WIT_P_DQ 256
H1:SUS-ITMX_L1_WIT_Y_DQ 256
H1:SUS-ITMX_L2_WIT_L_DQ 256
H1:SUS-ITMX_L2_WIT_P_DQ 256
H1:SUS-ITMX_L2_WIT_Y_DQ 256
H1:SUS-ITMX_L3_OPLEV_PIT_OUT_DQ 256
H1:SUS-ITMX_L3_OPLEV_YAW_OUT_DQ 256
H1:SUS-ITMX_M0_DAMP_L_IN1_DQ 256
H1:SUS-ITMX_M0_DAMP_P_IN1_DQ 256
H1:SUS-ITMX_M0_DAMP_R_IN1_DQ 256
H1:SUS-ITMX_M0_DAMP_T_IN1_DQ 256
H1:SUS-ITMX_M0_DAMP_V_IN1_DQ 256
H1:SUS-ITMX_M0_DAMP_Y_IN1_DQ 256
H1:SUS-ITMY_L1_WIT_L_DQ 256
H1:SUS-ITMY_L1_WIT_P_DQ 256
H1:SUS-ITMY_L1_WIT_Y_DQ 256
H1:SUS-ITMY_L2_WIT_L_DQ 256
H1:SUS-ITMY_L2_WIT_P_DQ 256
H1:SUS-ITMY_L2_WIT_Y_DQ 256
H1:SUS-ITMY_L3_OPLEV_PIT_OUT_DQ 256
H1:SUS-ITMY_L3_OPLEV_YAW_OUT_DQ 256
H1:SUS-ITMY_M0_DAMP_L_IN1_DQ 256
H1:SUS-ITMY_M0_DAMP_P_IN1_DQ 256
H1:SUS-ITMY_M0_DAMP_R_IN1_DQ 256
H1:SUS-ITMY_M0_DAMP_T_IN1_DQ 256
H1:SUS-ITMY_M0_DAMP_V_IN1_DQ 256
H1:SUS-ITMY_M0_DAMP_Y_IN1_DQ 256
H1:SUS-BS_M1_DAMP_L_IN1_DQ 256
H1:SUS-BS_M1_DAMP_P_IN1_DQ 256
H1:SUS-BS_M1_DAMP_R_IN1_DQ 256
H1:SUS-BS_M1_DAMP_T_IN1_DQ 256
H1:SUS-BS_M1_DAMP_V_IN1_DQ 256
H1:SUS-BS_M1_DAMP_Y_IN1_DQ 256
H1:SUS-BS_M2_WIT_L_DQ 256
H1:SUS-BS_M2_WIT_P_DQ 256
H1:SUS-BS_M2_WIT_Y_DQ 256
H1:SUS-BS_M3_OPLEV_PIT_OUT_DQ 256
H1:SUS-BS_M3_OPLEV_YAW_OUT_DQ 256
H1:SUS-MC1_M1_DAMP_L_IN1_DQ 256
H1:SUS-MC1_M1_DAMP_P_IN1_DQ 256
H1:SUS-MC1_M1_DAMP_R_IN1_DQ 256
H1:SUS-MC1_M1_DAMP_T_IN1_DQ 256
H1:SUS-MC1_M1_DAMP_V_IN1_DQ 256
H1:SUS-MC1_M1_DAMP_Y_IN1_DQ 256
H1:SUS-MC1_M2_WIT_L_DQ 256
H1:SUS-MC1_M2_WIT_P_DQ 256
H1:SUS-MC1_M2_WIT_Y_DQ 256
H1:SUS-MC1_M3_WIT_L_DQ 256
H1:SUS-MC1_M3_WIT_P_DQ 256
H1:SUS-MC1_M3_WIT_Y_DQ 256
H1:SUS-MC3_M1_DAMP_L_IN1_DQ 256
H1:SUS-MC3_M1_DAMP_P_IN1_DQ 256
H1:SUS-MC3_M1_DAMP_R_IN1_DQ 256
H1:SUS-MC3_M1_DAMP_T_IN1_DQ 256
H1:SUS-MC3_M1_DAMP_V_IN1_DQ 256
H1:SUS-MC3_M1_DAMP_Y_IN1_DQ 256
H1:SUS-MC3_M2_WIT_L_DQ 256
H1:SUS-MC3_M2_WIT_P_DQ 256
H1:SUS-MC3_M2_WIT_Y_DQ 256
H1:SUS-MC3_M3_WIT_L_DQ 256
H1:SUS-MC3_M3_WIT_P_DQ 256
H1:SUS-MC3_M3_WIT_Y_DQ 256
H1:SUS-PRM_M1_DAMP_L_IN1_DQ 256
H1:SUS-PRM_M1_DAMP_P_IN1_DQ 256
H1:SUS-PRM_M1_DAMP_R_IN1_DQ 256
H1:SUS-PRM_M1_DAMP_T_IN1_DQ 256
H1:SUS-PRM_M1_DAMP_V_IN1_DQ 256
H1:SUS-PRM_M1_DAMP_Y_IN1_DQ 256
H1:SUS-PRM_M2_WIT_L_DQ 256
H1:SUS-PRM_M2_WIT_P_DQ 256
H1:SUS-PRM_M2_WIT_Y_DQ 256
H1:SUS-PRM_M3_WIT_L_DQ 256
H1:SUS-PRM_M3_WIT_P_DQ 256
H1:SUS-PRM_M3_WIT_Y_DQ 256
H1:SUS-PR3_M1_DAMP_L_IN1_DQ 256
H1:SUS-PR3_M1_DAMP_P_IN1_DQ 256
H1:SUS-PR3_M1_DAMP_R_IN1_DQ 256
H1:SUS-PR3_M1_DAMP_T_IN1_DQ 256
H1:SUS-PR3_M1_DAMP_V_IN1_DQ 256
H1:SUS-PR3_M1_DAMP_Y_IN1_DQ 256
H1:SUS-PR3_M2_WIT_L_DQ 256
H1:SUS-PR3_M2_WIT_P_DQ 256
H1:SUS-PR3_M2_WIT_Y_DQ 256
H1:SUS-PR3_M3_OPLEV_PIT_OUT_DQ 256
H1:SUS-PR3_M3_OPLEV_YAW_OUT_DQ 256
H1:SUS-MC2_M1_DAMP_L_IN1_DQ 256
H1:SUS-MC2_M1_DAMP_P_IN1_DQ 256
H1:SUS-MC2_M1_DAMP_R_IN1_DQ 256
H1:SUS-MC2_M1_DAMP_T_IN1_DQ 256
H1:SUS-MC2_M1_DAMP_V_IN1_DQ 256
H1:SUS-MC2_M1_DAMP_Y_IN1_DQ 256
H1:SUS-MC2_M2_WIT_L_DQ 256
H1:SUS-MC2_M2_WIT_P_DQ 256
H1:SUS-MC2_M2_WIT_Y_DQ 256
H1:SUS-MC2_M3_WIT_L_DQ 256
H1:SUS-MC2_M3_WIT_P_DQ 256
H1:SUS-MC2_M3_WIT_Y_DQ 256
H1:SUS-PR2_M1_DAMP_L_IN1_DQ 256
H1:SUS-PR2_M1_DAMP_P_IN1_DQ 256
H1:SUS-PR2_M1_DAMP_R_IN1_DQ 256
H1:SUS-PR2_M1_DAMP_T_IN1_DQ 256
H1:SUS-PR2_M1_DAMP_V_IN1_DQ 256
H1:SUS-PR2_M1_DAMP_Y_IN1_DQ 256
H1:SUS-PR2_M2_WIT_L_DQ 256
H1:SUS-PR2_M2_WIT_P_DQ 256
H1:SUS-PR2_M2_WIT_Y_DQ 256
H1:SUS-PR2_M3_WIT_L_DQ 256
H1:SUS-PR2_M3_WIT_P_DQ 256
H1:SUS-PR2_M3_WIT_Y_DQ 256
H1:SUS-SR2_M1_DAMP_L_IN1_DQ 256
H1:SUS-SR2_M1_DAMP_P_IN1_DQ 256
H1:SUS-SR2_M1_DAMP_R_IN1_DQ 256
H1:SUS-SR2_M1_DAMP_T_IN1_DQ 256
H1:SUS-SR2_M1_DAMP_V_IN1_DQ 256
H1:SUS-SR2_M1_DAMP_Y_IN1_DQ 256
H1:SUS-SR2_M2_WIT_L_DQ 256
H1:SUS-SR2_M2_WIT_P_DQ 256
H1:SUS-SR2_M2_WIT_Y_DQ 256
H1:SUS-SR2_M3_WIT_L_DQ 256
H1:SUS-SR2_M3_WIT_P_DQ 256
H1:SUS-SR2_M3_WIT_Y_DQ 256
H1:SUS-SR3_M1_DAMP_L_IN1_DQ 256
H1:SUS-SR3_M1_DAMP_P_IN1_DQ 256
H1:SUS-SR3_M1_DAMP_R_IN1_DQ 256
H1:SUS-SR3_M1_DAMP_T_IN1_DQ 256
H1:SUS-SR3_M1_DAMP_V_IN1_DQ 256
H1:SUS-SR3_M1_DAMP_Y_IN1_DQ 256
H1:SUS-SR3_M2_WIT_L_DQ 256
H1:SUS-SR3_M2_WIT_P_DQ 256
H1:SUS-SR3_M2_WIT_Y_DQ 256
H1:SUS-SR3_M3_OPLEV_PIT_OUT_DQ 256
H1:SUS-SR3_M3_OPLEV_SEG1_OUT_DQ 256
H1:SUS-SR3_M3_OPLEV_SEG4_OUT_DQ 256
H1:SUS-SR3_M3_OPLEV_SUM_OUT_DQ 256
H1:SUS-SR3_M3_OPLEV_YAW_OUT_DQ 256
H1:SUS-SRM_M1_DAMP_L_IN1_DQ 256
H1:SUS-SRM_M1_DAMP_P_IN1_DQ 256
H1:SUS-SRM_M1_DAMP_R_IN1_DQ 256
H1:SUS-SRM_M1_DAMP_T_IN1_DQ 256
H1:SUS-SRM_M1_DAMP_V_IN1_DQ 256
H1:SUS-SRM_M1_DAMP_Y_IN1_DQ 256
H1:SUS-SRM_M2_WIT_L_DQ 256
H1:SUS-SRM_M2_WIT_P_DQ 256
H1:SUS-SRM_M2_WIT_Y_DQ 256
H1:SUS-SRM_M3_WIT_L_DQ 256
H1:SUS-SRM_M3_WIT_P_DQ 256
H1:SUS-SRM_M3_WIT_Y_DQ 256
H1:SUS-OMC_M1_ASC_P_IN1_DQ 256
H1:SUS-OMC_M1_ASC_Y_IN1_DQ 256
H1:SUS-OMC_M1_DAMP_L_IN1_DQ 256
H1:SUS-OMC_M1_DAMP_P_IN1_DQ 256
H1:SUS-OMC_M1_DAMP_R_IN1_DQ 256
H1:SUS-OMC_M1_DAMP_T_IN1_DQ 256
H1:SUS-OMC_M1_DAMP_V_IN1_DQ 256
H1:SUS-OMC_M1_DAMP_Y_IN1_DQ 256
H1:HPI-HAM1_BLND_L4C_HP_IN1_DQ 1024
H1:HPI-HAM1_BLND_L4C_RX_IN1_DQ 1024
H1:HPI-HAM1_BLND_L4C_RY_IN1_DQ 1024
H1:HPI-HAM1_BLND_L4C_RZ_IN1_DQ 1024
H1:HPI-HAM1_BLND_L4C_VP_IN1_DQ 1024
H1:HPI-HAM1_BLND_L4C_X_IN1_DQ 1024
H1:HPI-HAM1_BLND_L4C_Y_IN1_DQ 1024
H1:HPI-HAM1_BLND_L4C_Z_IN1_DQ 1024
H1:HPI-HAM6_BLND_L4C_HP_IN1_DQ 1024
H1:HPI-HAM6_BLND_L4C_RX_IN1_DQ 1024
H1:HPI-HAM6_BLND_L4C_RY_IN1_DQ 1024
H1:HPI-HAM6_BLND_L4C_RZ_IN1_DQ 1024
H1:HPI-HAM6_BLND_L4C_VP_IN1_DQ 1024
H1:HPI-HAM6_BLND_L4C_X_IN1_DQ 1024
H1:HPI-HAM6_BLND_L4C_Y_IN1_DQ 1024
H1:HPI-HAM6_BLND_L4C_Z_IN1_DQ 1024
H1:HPI-HAM6_MASTER_OUT_V2_DQ 512
H1:ISI-HAM6_BLND_GS13RX_IN1_DQ 4096
H1:ISI-HAM6_BLND_GS13RY_IN1_DQ 4096
H1:ISI-HAM6_BLND_GS13RZ_IN1_DQ 4096
H1:ISI-HAM6_BLND_GS13X_IN1_DQ 4096
H1:ISI-HAM6_BLND_GS13Y_IN1_DQ 4096
H1:ISI-HAM6_BLND_GS13Z_IN1_DQ 4096
H1:ISI-HAM6_MASTER_H3_DRIVE_DQ 2048
H1:HPI-HAM2_BLND_L4C_HP_IN1_DQ 1024
H1:HPI-HAM2_BLND_L4C_RX_IN1_DQ 1024
H1:HPI-HAM2_BLND_L4C_RY_IN1_DQ 1024
H1:HPI-HAM2_BLND_L4C_RZ_IN1_DQ 1024
H1:HPI-HAM2_BLND_L4C_VP_IN1_DQ 1024
H1:HPI-HAM2_BLND_L4C_X_IN1_DQ 1024
H1:HPI-HAM2_BLND_L4C_Y_IN1_DQ 1024
H1:HPI-HAM2_BLND_L4C_Z_IN1_DQ 1024
H1:HPI-HAM3_BLND_L4C_HP_IN1_DQ 1024
H1:HPI-HAM3_BLND_L4C_RX_IN1_DQ 1024
H1:HPI-HAM3_BLND_L4C_RY_IN1_DQ 1024
H1:HPI-HAM3_BLND_L4C_RZ_IN1_DQ 1024
H1:HPI-HAM3_BLND_L4C_VP_IN1_DQ 1024
H1:HPI-HAM3_BLND_L4C_X_IN1_DQ 1024
H1:HPI-HAM3_BLND_L4C_Y_IN1_DQ 1024
H1:HPI-HAM3_BLND_L4C_Z_IN1_DQ 1024
H1:ISI-HAM2_BLND_GS13RX_IN1_DQ 4096
H1:ISI-HAM2_BLND_GS13RY_IN1_DQ 4096
H1:ISI-HAM2_BLND_GS13RZ_IN1_DQ 4096
H1:ISI-HAM2_BLND_GS13X_IN1_DQ 4096
H1:ISI-HAM2_BLND_GS13Y_IN1_DQ 4096
H1:ISI-HAM2_BLND_GS13Z_IN1_DQ 4096
H1:ISI-HAM3_BLND_GS13RX_IN1_DQ 4096
H1:ISI-HAM3_BLND_GS13RY_IN1_DQ 4096
H1:ISI-HAM3_BLND_GS13RZ_IN1_DQ 4096
H1:ISI-HAM3_BLND_GS13X_IN1_DQ 4096
H1:ISI-HAM3_BLND_GS13Y_IN1_DQ 4096
H1:ISI-HAM3_BLND_GS13Z_IN1_DQ 4096
H1:HPI-HAM4_BLND_L4C_HP_IN1_DQ 1024
H1:HPI-HAM4_BLND_L4C_RX_IN1_DQ 1024
H1:HPI-HAM4_BLND_L4C_RY_IN1_DQ 1024
H1:HPI-HAM4_BLND_L4C_RZ_IN1_DQ 1024
H1:HPI-HAM4_BLND_L4C_VP_IN1_DQ 1024
H1:HPI-HAM4_BLND_L4C_X_IN1_DQ 1024
H1:HPI-HAM4_BLND_L4C_Y_IN1_DQ 1024
H1:HPI-HAM4_BLND_L4C_Z_IN1_DQ 1024
H1:HPI-HAM5_BLND_L4C_HP_IN1_DQ 1024
H1:HPI-HAM5_BLND_L4C_RX_IN1_DQ 1024
H1:HPI-HAM5_BLND_L4C_RY_IN1_DQ 1024
H1:HPI-HAM5_BLND_L4C_RZ_IN1_DQ 1024
H1:HPI-HAM5_BLND_L4C_VP_IN1_DQ 1024
H1:HPI-HAM5_BLND_L4C_X_IN1_DQ 1024
H1:HPI-HAM5_BLND_L4C_Y_IN1_DQ 1024
H1:HPI-HAM5_BLND_L4C_Z_IN1_DQ 1024
H1:HPI-HAM5_MASTER_OUT_H1_DQ 512
H1:ISI-HAM4_BLND_GS13RX_IN1_DQ 4096
H1:ISI-HAM4_BLND_GS13RY_IN1_DQ 4096
H1:ISI-HAM4_BLND_GS13RZ_IN1_DQ 4096
H1:ISI-HAM4_BLND_GS13X_IN1_DQ 4096
H1:ISI-HAM4_BLND_GS13Y_IN1_DQ 4096
H1:ISI-HAM4_BLND_GS13Z_IN1_DQ 4096
H1:ISI-HAM5_BLND_GS13RX_IN1_DQ 4096
H1:ISI-HAM5_BLND_GS13RY_IN1_DQ 4096
H1:ISI-HAM5_BLND_GS13RZ_IN1_DQ 4096
H1:ISI-HAM5_BLND_GS13X_IN1_DQ 4096
H1:ISI-HAM5_BLND_GS13Y_IN1_DQ 4096
H1:ISI-HAM5_BLND_GS13Z_IN1_DQ 4096
H1:HPI-BS_BLND_L4C_HP_IN1_DQ 1024
H1:HPI-BS_BLND_L4C_RX_IN1_DQ 1024
H1:HPI-BS_BLND_L4C_RY_IN1_DQ 1024
H1:HPI-BS_BLND_L4C_RZ_IN1_DQ 1024
H1:HPI-BS_BLND_L4C_VP_IN1_DQ 1024
H1:HPI-BS_BLND_L4C_X_IN1_DQ 1024
H1:HPI-BS_BLND_L4C_Y_IN1_DQ 1024
H1:HPI-BS_BLND_L4C_Z_IN1_DQ 1024
H1:ISI-BS_ST1_BLND_RX_T240_CUR_IN1_DQ 512
H1:ISI-BS_ST1_BLND_RY_T240_CUR_IN1_DQ 512
H1:ISI-BS_ST1_BLND_RZ_T240_CUR_IN1_DQ 512
H1:ISI-BS_ST1_BLND_X_T240_CUR_IN1_DQ 512
H1:ISI-BS_ST1_BLND_Y_T240_CUR_IN1_DQ 512
H1:ISI-BS_ST1_BLND_Z_T240_CUR_IN1_DQ 512
H1:ISI-BS_ST2_BLND_RX_GS13_CUR_IN1_DQ 4096
H1:ISI-BS_ST2_BLND_RY_GS13_CUR_IN1_DQ 4096
H1:ISI-BS_ST2_BLND_RZ_GS13_CUR_IN1_DQ 4096
H1:ISI-BS_ST2_BLND_X_CPS_CUR_IN1_DQ 512
H1:ISI-BS_ST2_BLND_X_GS13_CUR_IN1_DQ 4096
H1:ISI-BS_ST2_BLND_Y_GS13_CUR_IN1_DQ 4096
H1:ISI-BS_ST2_BLND_Z_GS13_CUR_IN1_DQ 4096
H1:ISI-BS_ST2_MASTER_V2_DRIVE_DQ 2048
H1:HPI-ITMX_BLND_L4C_HP_IN1_DQ 1024
H1:HPI-ITMX_BLND_L4C_RX_IN1_DQ 1024
H1:HPI-ITMX_BLND_L4C_RY_IN1_DQ 1024
H1:HPI-ITMX_BLND_L4C_RZ_IN1_DQ 1024
H1:HPI-ITMX_BLND_L4C_VP_IN1_DQ 1024
H1:HPI-ITMX_BLND_L4C_X_IN1_DQ 1024
H1:HPI-ITMX_BLND_L4C_Y_IN1_DQ 1024
H1:HPI-ITMX_BLND_L4C_Z_IN1_DQ 1024
H1:ISI-ITMX_ST1_BLND_RX_T240_CUR_IN1_DQ 512
H1:ISI-ITMX_ST1_BLND_RY_T240_CUR_IN1_DQ 512
H1:ISI-ITMX_ST1_BLND_RZ_T240_CUR_IN1_DQ 512
H1:ISI-ITMX_ST1_BLND_X_T240_CUR_IN1_DQ 512
H1:ISI-ITMX_ST1_BLND_Y_T240_CUR_IN1_DQ 512
H1:ISI-ITMX_ST1_BLND_Z_CPS_CUR_IN1_DQ 512
H1:ISI-ITMX_ST1_BLND_Z_T240_CUR_IN1_DQ 512
H1:ISI-ITMX_ST2_BLND_RX_GS13_CUR_IN1_DQ 4096
H1:ISI-ITMX_ST2_BLND_RY_GS13_CUR_IN1_DQ 4096
H1:ISI-ITMX_ST2_BLND_RZ_GS13_CUR_IN1_DQ 4096
H1:ISI-ITMX_ST2_BLND_X_GS13_CUR_IN1_DQ 4096
H1:ISI-ITMX_ST2_BLND_Y_CPS_CUR_IN1_DQ 512
H1:ISI-ITMX_ST2_BLND_Y_GS13_CUR_IN1_DQ 4096
H1:ISI-ITMX_ST2_BLND_Z_GS13_CUR_IN1_DQ 4096
H1:ISI-ITMX_ST2_MASTER_H1_DRIVE_DQ 2048
H1:HPI-ITMY_BLND_L4C_HP_IN1_DQ 1024
H1:HPI-ITMY_BLND_L4C_RX_IN1_DQ 1024
H1:HPI-ITMY_BLND_L4C_RY_IN1_DQ 1024
H1:HPI-ITMY_BLND_L4C_RZ_IN1_DQ 1024
H1:HPI-ITMY_BLND_L4C_VP_IN1_DQ 1024
H1:HPI-ITMY_BLND_L4C_X_IN1_DQ 1024
H1:HPI-ITMY_BLND_L4C_Y_IN1_DQ 1024
H1:HPI-ITMY_BLND_L4C_Z_IN1_DQ 1024
H1:ISI-GND_STS_ITMY_Z_BLRMS_3_10 16
H1:ISI-GND_STS_ITMY_Z_BLRMS_30_100 16
H1:ISI-GND_STS_ITMY_Z_BLRMS_30M_100M 16
H1:ISI-GND_STS_ITMY_Z_BLRMS_30M 16
H1:ISI-GND_STS_ITMY_Z_BLRMS_300M_1 16
H1:ISI-GND_STS_ITMY_Z_BLRMS_1_3 16
H1:ISI-GND_STS_ITMY_Z_BLRMS_10_30 16
H1:ISI-GND_STS_ITMY_Z_BLRMS_100M_300M 16
H1:ISI-GND_STS_ITMY_Y_BLRMS_3_10 16
H1:ISI-GND_STS_ITMY_Y_BLRMS_30_100 16
H1:ISI-GND_STS_ITMY_Y_BLRMS_30M_100M 16
H1:ISI-GND_STS_ITMY_Y_BLRMS_30M 16
H1:ISI-GND_STS_ITMY_Y_BLRMS_300M_1 16
H1:ISI-GND_STS_ITMY_Y_BLRMS_1_3 16
H1:ISI-GND_STS_ITMY_Y_BLRMS_10_30 16
H1:ISI-GND_STS_ITMY_Y_BLRMS_100M_300M 16
H1:ISI-GND_STS_ITMY_X_BLRMS_3_10 16
H1:ISI-GND_STS_ITMY_X_BLRMS_30_100 16
H1:ISI-GND_STS_ITMY_X_BLRMS_30M_100M 16
H1:ISI-GND_STS_ITMY_X_BLRMS_30M 16
H1:ISI-GND_STS_ITMY_X_BLRMS_300M_1 16
H1:ISI-GND_STS_ITMY_X_BLRMS_1_3 16
H1:ISI-GND_STS_ITMY_X_BLRMS_10_30 16
H1:ISI-GND_STS_ITMY_X_BLRMS_100M_300M 16
H1:ISI-GND_STS_HAM5_Z_BLRMS_3_10 16
H1:ISI-GND_STS_HAM5_Z_BLRMS_30_100 16
H1:ISI-GND_STS_HAM5_Z_BLRMS_30M_100M 16
H1:ISI-GND_STS_HAM5_Z_BLRMS_30M 16
H1:ISI-GND_STS_HAM5_Z_BLRMS_300M_1 16
H1:ISI-GND_STS_HAM5_Z_BLRMS_1_3 16
H1:ISI-GND_STS_HAM5_Z_BLRMS_10_30 16
H1:ISI-GND_STS_HAM5_Z_BLRMS_100M_300M 16
H1:ISI-GND_STS_HAM5_Y_BLRMS_3_10 16
H1:ISI-GND_STS_HAM5_Y_BLRMS_30_100 16
H1:ISI-GND_STS_HAM5_Y_BLRMS_30M_100M 16
H1:ISI-GND_STS_HAM5_Y_BLRMS_30M 16
H1:ISI-GND_STS_HAM5_Y_BLRMS_300M_1 16
H1:ISI-GND_STS_HAM5_Y_BLRMS_1_3 16
H1:ISI-GND_STS_HAM5_Y_BLRMS_10_30 16
H1:ISI-GND_STS_HAM5_Y_BLRMS_100M_300M 16
H1:ISI-GND_STS_HAM5_X_BLRMS_3_10 16
H1:ISI-GND_STS_HAM5_X_BLRMS_30_100 16
H1:ISI-GND_STS_HAM5_X_BLRMS_30M_100M 16
H1:ISI-GND_STS_HAM5_X_BLRMS_30M 16
H1:ISI-GND_STS_HAM5_X_BLRMS_300M_1 16
H1:ISI-GND_STS_HAM5_X_BLRMS_1_3 16
H1:ISI-GND_STS_HAM5_X_BLRMS_10_30 16
H1:ISI-GND_STS_HAM5_X_BLRMS_100M_300M 16
H1:ISI-GND_STS_HAM2_Z_BLRMS_3_10 16
H1:ISI-GND_STS_HAM2_Z_BLRMS_30_100 16
H1:ISI-GND_STS_HAM2_Z_BLRMS_30M_100M 16
H1:ISI-GND_STS_HAM2_Z_BLRMS_30M 16
H1:ISI-GND_STS_HAM2_Z_BLRMS_300M_1 16
H1:ISI-GND_STS_HAM2_Z_BLRMS_1_3 16
H1:ISI-GND_STS_HAM2_Z_BLRMS_10_30 16
H1:ISI-GND_STS_HAM2_Z_BLRMS_100M_300M 16
H1:ISI-GND_STS_HAM2_Y_BLRMS_3_10 16
H1:ISI-GND_STS_HAM2_Y_BLRMS_30_100 16
H1:ISI-GND_STS_HAM2_Y_BLRMS_30M_100M 16
H1:ISI-GND_STS_HAM2_Y_BLRMS_30M 16
H1:ISI-GND_STS_HAM2_Y_BLRMS_300M_1 16
H1:ISI-GND_STS_HAM2_Y_BLRMS_1_3 16
H1:ISI-GND_STS_HAM2_Y_BLRMS_10_30 16
H1:ISI-GND_STS_HAM2_Y_BLRMS_100M_300M 16
H1:ISI-GND_STS_HAM2_X_BLRMS_3_10 16
H1:ISI-GND_STS_HAM2_X_BLRMS_30_100 16
H1:ISI-GND_STS_HAM2_X_BLRMS_30M_100M 16
H1:ISI-GND_STS_HAM2_X_BLRMS_30M 16
H1:ISI-GND_STS_HAM2_X_BLRMS_300M_1 16
H1:ISI-GND_STS_HAM2_X_BLRMS_1_3 16
H1:ISI-GND_STS_HAM2_X_BLRMS_10_30 16
H1:ISI-GND_STS_HAM2_X_BLRMS_100M_300M 16
H1:ISI-GND_STS_HAM2_X_DQ 512
H1:ISI-GND_STS_HAM2_Y_DQ 512
H1:ISI-GND_STS_HAM2_Z_DQ 512
H1:ISI-GND_STS_HAM5_X_DQ 512
H1:ISI-GND_STS_HAM5_Y_DQ 512
H1:ISI-GND_STS_HAM5_Z_DQ 512
H1:ISI-GND_STS_ITMY_X_DQ 512
H1:ISI-GND_STS_ITMY_Y_DQ 512
H1:ISI-GND_STS_ITMY_Z_DQ 512
H1:ISI-ITMY_ST1_BLND_RX_T240_CUR_IN1_DQ 512
H1:ISI-ITMY_ST1_BLND_RY_T240_CUR_IN1_DQ 512
H1:ISI-ITMY_ST1_BLND_RZ_T240_CUR_IN1_DQ 512
H1:ISI-ITMY_ST1_BLND_X_T240_CUR_IN1_DQ 512
H1:ISI-ITMY_ST1_BLND_Y_T240_CUR_IN1_DQ 512
H1:ISI-ITMY_ST1_BLND_Z_T240_CUR_IN1_DQ 512
H1:ISI-ITMY_ST1_MASTER_H2_DRIVE_DQ 2048
H1:ISI-ITMY_ST2_BLND_RX_GS13_CUR_IN1_DQ 4096
H1:ISI-ITMY_ST2_BLND_RY_GS13_CUR_IN1_DQ 4096
H1:ISI-ITMY_ST2_BLND_RZ_GS13_CUR_IN1_DQ 4096
H1:ISI-ITMY_ST2_BLND_X_GS13_CUR_IN1_DQ 4096
H1:ISI-ITMY_ST2_BLND_Y_GS13_CUR_IN1_DQ 4096
H1:ISI-ITMY_ST2_BLND_Z_GS13_CUR_IN1_DQ 4096
H1:ISI-ITMY_ST2_MASTER_V3_DRIVE_DQ 2048
H1:PSL-ISS_AOM_DRIVER_MON_OUT_DQ 16384
H1:PSL-ISS_PDA_REL_OUT_DQ 16384
H1:PSL-ISS_PDB_REL_OUT_DQ 16384
H1:PSL-ISS_QPD_DX_OUT_DQ 4096
H1:PSL-ISS_QPD_DY_OUT_DQ 4096
H1:PSL-ISS_SECONDLOOP_QPD_PIT_OUT_DQ 2048
H1:PSL-ISS_SECONDLOOP_QPD_YAW_OUT_DQ 2048
H1:PSL-FSS_FAST_MON_OUT_DQ 16384
H1:PSL-FSS_MIXER_OUT_DQ 16384
H1:PSL-FSS_PC_MON_OUT_DQ 16384
H1:PSL-FSS_TPD_DC_OUT_DQ 16384
H1:PSL-ILS_HV_MON_OUT_DQ 16384
H1:PSL-ILS_MIXER_OUT_DQ 16384
H1:PSL-OSC_PD_AMP_DC_OUT_DQ 16384
H1:PSL-OSC_PD_BP_DC_OUT_DQ 16384
H1:PSL-OSC_PD_INT_DC_OUT_DQ 16384
H1:PSL-OSC_PD_ISO_DC_OUT_DQ 16384
H1:PSL-PMC_HV_MON_OUT_DQ 16384
H1:PSL-PMC_MIXER_OUT_DQ 16384
H1:PSL-PWR_HPL_DC_OUT_DQ 16384
H1:PSL-PWR_NPRO_OUT_DQ 2048
H1:PEM-EX_ACC_BSC9_ETMX_X_DQ 2048
H1:PEM-EX_ACC_BSC9_ETMX_Y_DQ 16384
H1:PEM-EX_ACC_BSC9_ETMX_Z_DQ 2048
H1:PEM-EX_ACC_EBAY_FLOOR_Z_DQ 2048
H1:PEM-EX_ACC_ISCTEX_TRANS_X_DQ 2048
H1:PEM-EX_ACC_OPLEV_ETMX_Y_DQ 2048
H1:PEM-EX_ACC_VEA_FLOOR_Z_DQ 2048
H1:PEM-EX_ADC_0_08_OUT_DQ 2048
H1:PEM-EX_ADC_0_09_OUT_DQ 2048
H1:PEM-EX_ADC_0_10_OUT_DQ 2048
H1:PEM-EX_ADC_0_11_OUT_DQ 2048
H1:PEM-EX_ADC_0_12_OUT_DQ 2048
H1:PEM-EX_ADC_0_13_OUT_DQ 2048
H1:PEM-EX_LOWFMIC_VEA_FLOOR_DQ 256
H1:PEM-EX_MAG_EBAY_SEIRACK_QUAD_SUM_DQ 4096
H1:PEM-EX_MAG_EBAY_SEIRACK_X_DQ 8192
H1:PEM-EX_MAG_EBAY_SEIRACK_Y_DQ 8192
H1:PEM-EX_MAG_EBAY_SEIRACK_Z_DQ 8192
H1:PEM-EX_MAG_EBAY_SUSRACK_QUAD_SUM_DQ 4096
H1:PEM-EX_MAG_EBAY_SUSRACK_X_DQ 8192
H1:PEM-EX_MAG_EBAY_SUSRACK_Y_DQ 8192
H1:PEM-EX_MAG_EBAY_SUSRACK_Z_DQ 8192
H1:PEM-EX_MAG_VEA_FLOOR_QUAD_SUM_DQ 4096
H1:PEM-EX_MAG_VEA_FLOOR_X_DQ 8192
H1:PEM-EX_MAG_VEA_FLOOR_Y_DQ 8192
H1:PEM-EX_MAG_VEA_FLOOR_Z_DQ 8192
H1:PEM-EX_MAINSMON_EBAY_1_DQ 1024
H1:PEM-EX_MAINSMON_EBAY_2_DQ 1024
H1:PEM-EX_MAINSMON_EBAY_3_DQ 1024
H1:PEM-EX_MAINSMON_EBAY_QUAD_SUM_DQ 1024
H1:PEM-EX_MIC_EBAY_RACKS_DQ 16384
H1:PEM-EX_MIC_VEA_MINUSX_DQ 16384
H1:PEM-EX_MIC_VEA_PLUSX_DQ 16384
H1:PEM-EX_SEIS_VEA_FLOOR_QUAD_SUM_DQ 256
H1:PEM-EX_SEIS_VEA_FLOOR_X_DQ 256
H1:PEM-EX_SEIS_VEA_FLOOR_Y_DQ 256
H1:PEM-EX_SEIS_VEA_FLOOR_Z_DQ 256
H1:PEM-EX_TEMPERATURE_BSC9_ETMX_DQ 256
H1:PEM-EX_TILT_VEA_FLOOR_T_DQ 256
H1:PEM-EX_TILT_VEA_FLOOR_X_DQ 256
H1:PEM-EX_TILT_VEA_FLOOR_Y_DQ 256
H1:LSC-X_ARM_OUT_DQ 256
H1:LSC-X_TIDAL_OUT_DQ 256
H1:ASC-X_TR_A_NSUM_OUT_DQ 2048
H1:ASC-X_TR_A_PIT_OUT_DQ 2048
H1:ASC-X_TR_A_YAW_OUT_DQ 2048
H1:ASC-X_TR_B_NSUM_OUT_DQ 2048
H1:ASC-X_TR_B_PIT_OUT_DQ 2048
H1:ASC-X_TR_B_YAW_OUT_DQ 2048
H1:LSC-X_TR_A_LF_OUT_DQ 2048
H1:FEC-88_DAC_OVERFLOW_ACC_3_1 16
H1:FEC-88_DAC_OVERFLOW_ACC_3_2 16
H1:FEC-88_DAC_OVERFLOW_ACC_3_3 16
H1:FEC-88_DAC_OVERFLOW_ACC_3_4 16
H1:SUS-ETMX_L1_WIT_L_DQ 256
H1:SUS-ETMX_L1_WIT_P_DQ 256
H1:SUS-ETMX_L1_WIT_Y_DQ 256
H1:SUS-ETMX_L2_WIT_L_DQ 256
H1:SUS-ETMX_L2_WIT_P_DQ 256
H1:SUS-ETMX_L2_WIT_Y_DQ 256
H1:SUS-ETMX_L3_OPLEV_PIT_OUT_DQ 256
H1:SUS-ETMX_L3_OPLEV_YAW_OUT_DQ 256
H1:SUS-ETMX_M0_DAMP_L_IN1_DQ 256
H1:SUS-ETMX_M0_DAMP_P_IN1_DQ 256
H1:SUS-ETMX_M0_DAMP_R_IN1_DQ 256
H1:SUS-ETMX_M0_DAMP_T_IN1_DQ 256
H1:SUS-ETMX_M0_DAMP_V_IN1_DQ 256
H1:SUS-ETMX_M0_DAMP_Y_IN1_DQ 256
H1:SUS-TMSX_M1_DAMP_L_IN1_DQ 256
H1:SUS-TMSX_M1_DAMP_P_IN1_DQ 256
H1:SUS-TMSX_M1_DAMP_R_IN1_DQ 256
H1:SUS-TMSX_M1_DAMP_T_IN1_DQ 256
H1:SUS-TMSX_M1_DAMP_V_IN1_DQ 256
H1:SUS-TMSX_M1_DAMP_Y_IN1_DQ 256
H1:HPI-ETMX_BLND_L4C_HP_IN1_DQ 1024
H1:HPI-ETMX_BLND_L4C_RX_IN1_DQ 1024
H1:HPI-ETMX_BLND_L4C_RY_IN1_DQ 1024
H1:HPI-ETMX_BLND_L4C_RZ_IN1_DQ 1024
H1:HPI-ETMX_BLND_L4C_VP_IN1_DQ 1024
H1:HPI-ETMX_BLND_L4C_X_IN1_DQ 1024
H1:HPI-ETMX_BLND_L4C_Y_IN1_DQ 1024
H1:HPI-ETMX_BLND_L4C_Z_IN1_DQ 1024
H1:ISI-GND_STS_ETMX_Z_BLRMS_3_10 16
H1:ISI-GND_STS_ETMX_Z_BLRMS_30_100 16
H1:ISI-GND_STS_ETMX_Z_BLRMS_30M_100M 16
H1:ISI-GND_STS_ETMX_Z_BLRMS_30M 16
H1:ISI-GND_STS_ETMX_Z_BLRMS_300M_1 16
H1:ISI-GND_STS_ETMX_Z_BLRMS_1_3 16
H1:ISI-GND_STS_ETMX_Z_BLRMS_10_30 16
H1:ISI-GND_STS_ETMX_Z_BLRMS_100M_300M 16
H1:ISI-GND_STS_ETMX_Y_BLRMS_3_10 16
H1:ISI-GND_STS_ETMX_Y_BLRMS_30_100 16
H1:ISI-GND_STS_ETMX_Y_BLRMS_30M_100M 16
H1:ISI-GND_STS_ETMX_Y_BLRMS_30M 16
H1:ISI-GND_STS_ETMX_Y_BLRMS_300M_1 16
H1:ISI-GND_STS_ETMX_Y_BLRMS_1_3 16
H1:ISI-GND_STS_ETMX_Y_BLRMS_10_30 16
H1:ISI-GND_STS_ETMX_Y_BLRMS_100M_300M 16
H1:ISI-GND_STS_ETMX_X_BLRMS_3_10 16
H1:ISI-GND_STS_ETMX_X_BLRMS_30_100 16
H1:ISI-GND_STS_ETMX_X_BLRMS_30M_100M 16
H1:ISI-GND_STS_ETMX_X_BLRMS_30M 16
H1:ISI-GND_STS_ETMX_X_BLRMS_300M_1 16
H1:ISI-GND_STS_ETMX_X_BLRMS_1_3 16
H1:ISI-GND_STS_ETMX_X_BLRMS_10_30 16
H1:ISI-GND_STS_ETMX_X_BLRMS_100M_300M 16
H1:ISI-ETMX_ST1_BLND_RX_T240_CUR_IN1_DQ 512
H1:ISI-ETMX_ST1_BLND_RY_T240_CUR_IN1_DQ 512
H1:ISI-ETMX_ST1_BLND_RZ_T240_CUR_IN1_DQ 512
H1:ISI-ETMX_ST1_BLND_X_T240_CUR_IN1_DQ 512
H1:ISI-ETMX_ST1_BLND_Y_T240_CUR_IN1_DQ 512
H1:ISI-ETMX_ST1_BLND_Z_T240_CUR_IN1_DQ 512
H1:ISI-ETMX_ST2_BLND_RX_GS13_CUR_IN1_DQ 4096
H1:ISI-ETMX_ST2_BLND_RY_GS13_CUR_IN1_DQ 4096
H1:ISI-ETMX_ST2_BLND_RZ_GS13_CUR_IN1_DQ 4096
H1:ISI-ETMX_ST2_BLND_X_GS13_CUR_IN1_DQ 4096
H1:ISI-ETMX_ST2_BLND_Y_GS13_CUR_IN1_DQ 4096
H1:ISI-ETMX_ST2_BLND_Z_GS13_CUR_IN1_DQ 4096
H1:ISI-ETMX_ST2_MASTER_V2_DRIVE_DQ 2048
H1:ISI-ETMX_ST2_MASTER_V3_DRIVE_DQ 2048
H1:ISI-GND_BRS_ETMX_RY_OUT_DQ 256
H1:ISI-GND_STS_ETMX_X_DQ 512
H1:ISI-GND_STS_ETMX_Y_DQ 512
H1:ISI-GND_STS_ETMX_Z_DQ 512
H1:PEM-EY_ACC_BSC10_ETMY_X_DQ 16384
H1:PEM-EY_ACC_BSC10_ETMY_Y_DQ 2048
H1:PEM-EY_ACC_BSC10_ETMY_Z_DQ 2048
H1:PEM-EY_ACC_EBAY_FLOOR_Z_DQ 2048
H1:PEM-EY_ACC_ISCTEY_TRANS_X_DQ 2048
H1:PEM-EY_ACC_OPLEV_ETMY_X_DQ 2048
H1:PEM-EY_ACC_VEA_FLOOR_Z_DQ 2048
H1:PEM-EY_ADC_0_08_OUT_DQ 2048
H1:PEM-EY_ADC_0_09_OUT_DQ 2048
H1:PEM-EY_ADC_0_10_OUT_DQ 2048
H1:PEM-EY_ADC_0_11_OUT_DQ 2048
H1:PEM-EY_ADC_0_12_OUT_DQ 2048
H1:PEM-EY_ADC_0_13_OUT_DQ 2048
H1:PEM-EY_LOWFMIC_VEA_FLOOR_DQ 256
H1:PEM-EY_MAG_EBAY_SEIRACK_QUAD_SUM_DQ 4096
H1:PEM-EY_MAG_EBAY_SEIRACK_X_DQ 8192
H1:PEM-EY_MAG_EBAY_SEIRACK_Y_DQ 8192
H1:PEM-EY_MAG_EBAY_SEIRACK_Z_DQ 8192
H1:PEM-EY_MAG_EBAY_SUSRACK_QUAD_SUM_DQ 4096
H1:PEM-EY_MAG_EBAY_SUSRACK_X_DQ 8192
H1:PEM-EY_MAG_EBAY_SUSRACK_Y_DQ 8192
H1:PEM-EY_MAG_EBAY_SUSRACK_Z_DQ 8192
H1:PEM-EY_MAG_VEA_FLOOR_QUAD_SUM_DQ 4096
H1:PEM-EY_MAG_VEA_FLOOR_X_DQ 8192
H1:PEM-EY_MAG_VEA_FLOOR_Y_DQ 8192
H1:PEM-EY_MAG_VEA_FLOOR_Z_DQ 8192
H1:PEM-EY_MAINSMON_EBAY_1_DQ 1024
H1:PEM-EY_MAINSMON_EBAY_2_DQ 1024
H1:PEM-EY_MAINSMON_EBAY_3_DQ 1024
H1:PEM-EY_MAINSMON_EBAY_QUAD_SUM_DQ 1024
H1:PEM-EY_MIC_EBAY_RACKS_DQ 16384
H1:PEM-EY_MIC_VEA_MINUSY_DQ 16384
H1:PEM-EY_MIC_VEA_PLUSY_DQ 16384
H1:PEM-EY_SEIS_VEA_FLOOR_QUAD_SUM_DQ 256
H1:PEM-EY_SEIS_VEA_FLOOR_X_DQ 256
H1:PEM-EY_SEIS_VEA_FLOOR_Y_DQ 256
H1:PEM-EY_SEIS_VEA_FLOOR_Z_DQ 256
H1:PEM-EY_TEMPERATURE_BSC10_ETMY_DQ 256
H1:PEM-EY_TILT_VEA_FLOOR_T_DQ 256
H1:PEM-EY_TILT_VEA_FLOOR_X_DQ 256
H1:PEM-EY_TILT_VEA_FLOOR_Y_DQ 256
H1:LSC-Y_ARM_OUT_DQ 256
H1:LSC-Y_TIDAL_OUT_DQ 256
H1:ASC-Y_TR_A_NSUM_OUT_DQ 2048
H1:ASC-Y_TR_A_PIT_OUT_DQ 2048
H1:ASC-Y_TR_A_YAW_OUT_DQ 2048
H1:ASC-Y_TR_B_NSUM_OUT_DQ 2048
H1:ASC-Y_TR_B_PIT_OUT_DQ 2048
H1:ASC-Y_TR_B_YAW_OUT_DQ 2048
H1:LSC-Y_TR_A_LF_OUT_DQ 2048
H1:FEC-98_DAC_OVERFLOW_ACC_3_1 16
H1:FEC-98_DAC_OVERFLOW_ACC_3_2 16
H1:FEC-98_DAC_OVERFLOW_ACC_3_3 16
H1:FEC-98_DAC_OVERFLOW_ACC_3_4 16
H1:FEC-98_IPC_OMC_ETMY_DARM_ERR_ET 16
H1:FEC-98_IPC_OMC_ETMY_LOCK_L_ET 16
H1:SUS-ETMY_L1_WIT_L_DQ 256
H1:SUS-ETMY_L1_WIT_P_DQ 256
H1:SUS-ETMY_L1_WIT_Y_DQ 256
H1:SUS-ETMY_L2_WIT_L_DQ 256
H1:SUS-ETMY_L2_WIT_P_DQ 256
H1:SUS-ETMY_L2_WIT_Y_DQ 256
H1:SUS-ETMY_L3_CAL_LINE_OUT_DQ 512
H1:SUS-ETMY_L3_OPLEV_PIT_OUT_DQ 256
H1:SUS-ETMY_L3_OPLEV_SEG4_OUT_DQ 256
H1:SUS-ETMY_L3_OPLEV_YAW_OUT_DQ 256
H1:SUS-ETMY_M0_DAMP_L_IN1_DQ 256
H1:SUS-ETMY_M0_DAMP_P_IN1_DQ 256
H1:SUS-ETMY_M0_DAMP_R_IN1_DQ 256
H1:SUS-ETMY_M0_DAMP_T_IN1_DQ 256
H1:SUS-ETMY_M0_DAMP_V_IN1_DQ 256
H1:SUS-ETMY_M0_DAMP_Y_IN1_DQ 256
H1:SUS-TMSY_M1_DAMP_L_IN1_DQ 256
H1:SUS-TMSY_M1_DAMP_P_IN1_DQ 256
H1:SUS-TMSY_M1_DAMP_R_IN1_DQ 256
H1:SUS-TMSY_M1_DAMP_T_IN1_DQ 256
H1:SUS-TMSY_M1_DAMP_V_IN1_DQ 256
H1:SUS-TMSY_M1_DAMP_Y_IN1_DQ 256
H1:HPI-ETMY_BLND_IPS_Y_IN1_DQ 512
H1:HPI-ETMY_BLND_L4C_HP_IN1_DQ 1024
H1:HPI-ETMY_BLND_L4C_RX_IN1_DQ 1024
H1:HPI-ETMY_BLND_L4C_RY_IN1_DQ 1024
H1:HPI-ETMY_BLND_L4C_RZ_IN1_DQ 1024
H1:HPI-ETMY_BLND_L4C_VP_IN1_DQ 1024
H1:HPI-ETMY_BLND_L4C_X_IN1_DQ 1024
H1:HPI-ETMY_BLND_L4C_Y_IN1_DQ 1024
H1:HPI-ETMY_BLND_L4C_Z_IN1_DQ 1024
H1:HPI-ETMY_MASTER_OUT_H1_DQ 512
H1:HPI-ETMY_MASTER_OUT_H3_DQ 512
H1:ISI-GND_STS_ETMY_Z_BLRMS_3_10 16
H1:ISI-GND_STS_ETMY_Z_BLRMS_30_100 16
H1:ISI-GND_STS_ETMY_Z_BLRMS_30M_100M 16
H1:ISI-GND_STS_ETMY_Z_BLRMS_30M 16
H1:ISI-GND_STS_ETMY_Z_BLRMS_300M_1 16
H1:ISI-GND_STS_ETMY_Z_BLRMS_1_3 16
H1:ISI-GND_STS_ETMY_Z_BLRMS_10_30 16
H1:ISI-GND_STS_ETMY_Z_BLRMS_100M_300M 16
H1:ISI-GND_STS_ETMY_Y_BLRMS_3_10 16
H1:ISI-GND_STS_ETMY_Y_BLRMS_30_100 16
H1:ISI-GND_STS_ETMY_Y_BLRMS_30M_100M 16
H1:ISI-GND_STS_ETMY_Y_BLRMS_30M 16
H1:ISI-GND_STS_ETMY_Y_BLRMS_300M_1 16
H1:ISI-GND_STS_ETMY_Y_BLRMS_1_3 16
H1:ISI-GND_STS_ETMY_Y_BLRMS_10_30 16
H1:ISI-GND_STS_ETMY_Y_BLRMS_100M_300M 16
H1:ISI-GND_STS_ETMY_X_BLRMS_3_10 16
H1:ISI-GND_STS_ETMY_X_BLRMS_30_100 16
H1:ISI-GND_STS_ETMY_X_BLRMS_30M_100M 16
H1:ISI-GND_STS_ETMY_X_BLRMS_30M 16
H1:ISI-GND_STS_ETMY_X_BLRMS_300M_1 16
H1:ISI-GND_STS_ETMY_X_BLRMS_1_3 16
H1:ISI-GND_STS_ETMY_X_BLRMS_10_30 16
H1:ISI-GND_STS_ETMY_X_BLRMS_100M_300M 16
H1:ISI-ETMY_ST1_BLND_RX_T240_CUR_IN1_DQ 512
H1:ISI-ETMY_ST1_BLND_RY_T240_CUR_IN1_DQ 512
H1:ISI-ETMY_ST1_BLND_RZ_T240_CUR_IN1_DQ 512
H1:ISI-ETMY_ST1_BLND_X_T240_CUR_IN1_DQ 512
H1:ISI-ETMY_ST1_BLND_Y_T240_CUR_IN1_DQ 512
H1:ISI-ETMY_ST1_BLND_Z_T240_CUR_IN1_DQ 512
H1:ISI-ETMY_ST2_BLND_RX_GS13_CUR_IN1_DQ 4096
H1:ISI-ETMY_ST2_BLND_RY_GS13_CUR_IN1_DQ 4096
H1:ISI-ETMY_ST2_BLND_RZ_GS13_CUR_IN1_DQ 4096
H1:ISI-ETMY_ST2_BLND_X_GS13_CUR_IN1_DQ 4096
H1:ISI-ETMY_ST2_BLND_Y_GS13_CUR_IN1_DQ 4096
H1:ISI-ETMY_ST2_BLND_Z_GS13_CUR_IN1_DQ 4096
H1:ISI-GND_STS_ETMY_X_DQ 512
H1:ISI-GND_STS_ETMY_Y_DQ 512
H1:ISI-GND_STS_ETMY_Z_DQ 512
H1:ISI-GND_STS_EYBURIED_X_DQ 256
H1:ISI-GND_STS_EYBURIED_Y_DQ 256
H1:ISI-GND_STS_EYBURIED_Z_DQ 256
H1:SUS-IM1_M1_DAMP_L_IN1_DQ 256
H1:SUS-IM1_M1_DAMP_P_IN1_DQ 256
H1:SUS-IM1_M1_DAMP_Y_IN1_DQ 256
H1:SUS-IM2_M1_DAMP_L_IN1_DQ 256
H1:SUS-IM2_M1_DAMP_P_IN1_DQ 256
H1:SUS-IM2_M1_DAMP_Y_IN1_DQ 256
H1:SUS-IM3_M1_DAMP_L_IN1_DQ 256
H1:SUS-IM3_M1_DAMP_P_IN1_DQ 256
H1:SUS-IM3_M1_DAMP_Y_IN1_DQ 256
H1:SUS-IM4_M1_DAMP_L_IN1_DQ 256
H1:SUS-IM4_M1_DAMP_P_IN1_DQ 256
H1:SUS-IM4_M1_DAMP_Y_IN1_DQ 256
H1:SUS-MC1_M2_NOISEMON_LL_OUT_DQ 1024
H1:SUS-MC1_M2_NOISEMON_LR_OUT_DQ 1024
H1:SUS-MC1_M2_NOISEMON_UL_OUT_DQ 1024
H1:SUS-MC1_M2_NOISEMON_UR_OUT_DQ 1024
H1:SUS-MC1_M3_NOISEMON_LL_OUT_DQ 2048
H1:SUS-MC1_M3_NOISEMON_LR_OUT_DQ 2048
H1:SUS-MC1_M3_NOISEMON_UL_OUT_DQ 2048
H1:SUS-MC1_M3_NOISEMON_UR_OUT_DQ 2048
H1:SUS-MC3_M2_NOISEMON_LL_OUT_DQ 1024
H1:SUS-MC3_M2_NOISEMON_LR_OUT_DQ 1024
H1:SUS-MC3_M2_NOISEMON_UL_OUT_DQ 1024
H1:SUS-MC3_M2_NOISEMON_UR_OUT_DQ 1024
H1:SUS-MC3_M3_NOISEMON_LL_OUT_DQ 2048
H1:SUS-MC3_M3_NOISEMON_LR_OUT_DQ 2048
H1:SUS-MC3_M3_NOISEMON_UL_OUT_DQ 2048
H1:SUS-MC3_M3_NOISEMON_UR_OUT_DQ 2048
H1:SUS-PR3_M2_NOISEMON_LL_OUT_DQ 1024
H1:SUS-PR3_M2_NOISEMON_LR_OUT_DQ 1024
H1:SUS-PR3_M2_NOISEMON_UL_OUT_DQ 1024
H1:SUS-PR3_M2_NOISEMON_UR_OUT_DQ 1024
H1:SUS-PR3_M3_NOISEMON_LL_OUT_DQ 2048
H1:SUS-PR3_M3_NOISEMON_LR_OUT_DQ 2048
H1:SUS-PR3_M3_NOISEMON_UL_OUT_DQ 2048
H1:SUS-PR3_M3_NOISEMON_UR_OUT_DQ 2048
H1:SUS-PRM_M2_NOISEMON_LL_OUT_DQ 1024
H1:SUS-PRM_M2_NOISEMON_LR_OUT_DQ 1024
H1:SUS-PRM_M2_NOISEMON_UL_OUT_DQ 1024
H1:SUS-PRM_M2_NOISEMON_UR_OUT_DQ 1024
H1:SUS-PRM_M3_NOISEMON_LL_OUT_DQ 4096
H1:SUS-PRM_M3_NOISEMON_LR_OUT_DQ 4096
H1:SUS-PRM_M3_NOISEMON_UL_OUT_DQ 4096
H1:SUS-PRM_M3_NOISEMON_UR_OUT_DQ 4096
H1:SUS-MC2_M2_NOISEMON_LL_OUT_DQ 1024
H1:SUS-MC2_M2_NOISEMON_LR_OUT_DQ 1024
H1:SUS-MC2_M2_NOISEMON_UL_OUT_DQ 1024
H1:SUS-MC2_M2_NOISEMON_UR_OUT_DQ 1024
H1:SUS-MC2_M3_NOISEMON_LL_OUT_DQ 4096
H1:SUS-MC2_M3_NOISEMON_LR_OUT_DQ 4096
H1:SUS-MC2_M3_NOISEMON_UL_OUT_DQ 4096
H1:SUS-MC2_M3_NOISEMON_UR_OUT_DQ 4096
H1:SUS-PR2_M2_NOISEMON_LL_OUT_DQ 1024
H1:SUS-PR2_M2_NOISEMON_LR_OUT_DQ 1024
H1:SUS-PR2_M2_NOISEMON_UL_OUT_DQ 1024
H1:SUS-PR2_M2_NOISEMON_UR_OUT_DQ 1024
H1:SUS-PR2_M3_NOISEMON_LL_OUT_DQ 4096
H1:SUS-PR2_M3_NOISEMON_LR_OUT_DQ 4096
H1:SUS-PR2_M3_NOISEMON_UL_OUT_DQ 4096
H1:SUS-PR2_M3_NOISEMON_UR_OUT_DQ 4096
H1:SUS-SR2_M2_NOISEMON_LL_OUT_DQ 1024
H1:SUS-SR2_M2_NOISEMON_LR_OUT_DQ 1024
H1:SUS-SR2_M2_NOISEMON_UL_OUT_DQ 1024
H1:SUS-SR2_M2_NOISEMON_UR_OUT_DQ 1024
H1:SUS-SR2_M3_NOISEMON_LL_OUT_DQ 4096
H1:SUS-SR2_M3_NOISEMON_LR_OUT_DQ 4096
H1:SUS-SR2_M3_NOISEMON_UL_OUT_DQ 4096
H1:SUS-SR2_M3_NOISEMON_UR_OUT_DQ 4096
H1:SUS-OMC_M1_NOISEMON_LF_OUT_DQ 512
H1:SUS-OMC_M1_NOISEMON_RT_OUT_DQ 512
H1:SUS-OMC_M1_NOISEMON_SD_OUT_DQ 512
H1:SUS-OMC_M1_NOISEMON_T1_OUT_DQ 512
H1:SUS-OMC_M1_NOISEMON_T2_OUT_DQ 512
H1:SUS-OMC_M1_NOISEMON_T3_OUT_DQ 512
H1:SUS-SR3_M2_NOISEMON_LL_OUT_DQ 1024
H1:SUS-SR3_M2_NOISEMON_LR_OUT_DQ 1024
H1:SUS-SR3_M2_NOISEMON_UL_OUT_DQ 1024
H1:SUS-SR3_M2_NOISEMON_UR_OUT_DQ 1024
H1:SUS-SR3_M3_NOISEMON_LL_OUT_DQ 2048
H1:SUS-SR3_M3_NOISEMON_LR_OUT_DQ 2048
H1:SUS-SR3_M3_NOISEMON_UL_OUT_DQ 2048
H1:SUS-SR3_M3_NOISEMON_UR_OUT_DQ 2048
H1:SUS-SRM_M2_NOISEMON_LL_OUT_DQ 1024
H1:SUS-SRM_M2_NOISEMON_LR_OUT_DQ 1024
H1:SUS-SRM_M2_NOISEMON_UL_OUT_DQ 1024
H1:SUS-SRM_M2_NOISEMON_UR_OUT_DQ 1024
H1:SUS-SRM_M3_NOISEMON_LL_OUT_DQ 4096
H1:SUS-SRM_M3_NOISEMON_LR_OUT_DQ 4096
H1:SUS-SRM_M3_NOISEMON_UL_OUT_DQ 4096
H1:SUS-SRM_M3_NOISEMON_UR_OUT_DQ 4096
H1:SUS-BS_M1_NOISEMON_F1_OUT_DQ 512
H1:SUS-BS_M1_NOISEMON_F2_OUT_DQ 512
H1:SUS-BS_M1_NOISEMON_F3_OUT_DQ 512
H1:SUS-BS_M1_NOISEMON_LF_OUT_DQ 512
H1:SUS-BS_M1_NOISEMON_RT_OUT_DQ 512
H1:SUS-BS_M1_NOISEMON_SD_OUT_DQ 512
H1:SUS-BS_M2_NOISEMON_LL_OUT_DQ 4096
H1:SUS-BS_M2_NOISEMON_LR_OUT_DQ 4096
H1:SUS-BS_M2_NOISEMON_UL_OUT_DQ 4096
H1:SUS-BS_M2_NOISEMON_UR_OUT_DQ 4096
H1:SUS-ITMX_L1_NOISEMON_LL_OUT_DQ 1024
H1:SUS-ITMX_L1_NOISEMON_LR_OUT_DQ 1024
H1:SUS-ITMX_L1_NOISEMON_UL_OUT_DQ 1024
H1:SUS-ITMX_L1_NOISEMON_UR_OUT_DQ 1024
H1:SUS-ITMX_L2_NOISEMON_LL_OUT_DQ 2048
H1:SUS-ITMX_L2_NOISEMON_LR_OUT_DQ 2048
H1:SUS-ITMX_L2_NOISEMON_UL_OUT_DQ 2048
H1:SUS-ITMX_L2_NOISEMON_UR_OUT_DQ 2048
H1:SUS-ITMY_L1_NOISEMON_LL_OUT_DQ 1024
H1:SUS-ITMY_L1_NOISEMON_LR_OUT_DQ 1024
H1:SUS-ITMY_L1_NOISEMON_UL_OUT_DQ 1024
H1:SUS-ITMY_L1_NOISEMON_UR_OUT_DQ 1024
H1:SUS-ITMY_L2_NOISEMON_LL_OUT_DQ 2048
H1:SUS-ITMY_L2_NOISEMON_LR_OUT_DQ 2048
H1:SUS-ITMY_L2_NOISEMON_UL_OUT_DQ 2048
H1:SUS-ITMY_L2_NOISEMON_UR_OUT_DQ 2048
H1:SUS-ETMX_L1_NOISEMON_LL_OUT_DQ 1024
H1:SUS-ETMX_L1_NOISEMON_LR_OUT_DQ 1024
H1:SUS-ETMX_L1_NOISEMON_UL_OUT_DQ 1024
H1:SUS-ETMX_L1_NOISEMON_UR_OUT_DQ 1024
H1:SUS-ETMX_L2_NOISEMON_LL_OUT_DQ 2048
H1:SUS-ETMX_L2_NOISEMON_LR_OUT_DQ 2048
H1:SUS-ETMX_L2_NOISEMON_UL_OUT_DQ 2048
H1:SUS-ETMX_L2_NOISEMON_UR_OUT_DQ 2048
H1:SUS-ETMY_L1_NOISEMON_LL_OUT_DQ 1024
H1:SUS-ETMY_L1_NOISEMON_LR_OUT_DQ 1024
H1:SUS-ETMY_L1_NOISEMON_UL_OUT_DQ 1024
H1:SUS-ETMY_L1_NOISEMON_UR_OUT_DQ 1024
H1:SUS-ETMY_L2_NOISEMON_LL_OUT_DQ 2048
H1:SUS-ETMY_L2_NOISEMON_LR_OUT_DQ 2048
H1:SUS-ETMY_L2_NOISEMON_UL_OUT_DQ 2048
H1:SUS-ETMY_L2_NOISEMON_UR_OUT_DQ 2048
H1:CAL-CS_TDEP_REF_INVA_CLGRATIO_TST_REAL 16
H1:CAL-CS_TDEP_REF_INVA_CLGRATIO_TST_IMAG 16
H1:CAL-CS_TDEP_REF_CLGRATIO_CTRL_REAL 16
H1:CAL-CS_TDEP_REF_CLGRATIO_CTRL_IMAG 16
H1:CAL-CS_TDEP_PCALY_LINE2_REF_D_REAL 16
H1:CAL-CS_TDEP_PCALY_LINE2_REF_D_IMAG 16
H1:CAL-CS_TDEP_PCALY_LINE2_REF_C_NOCAVPOLE_REAL 16
H1:CAL-CS_TDEP_PCALY_LINE2_REF_C_NOCAVPOLE_IMAG 16
H1:CAL-CS_TDEP_PCALY_LINE2_REF_A_USUM_REAL 16
H1:CAL-CS_TDEP_PCALY_LINE2_REF_A_USUM_IMAG 16
H1:CAL-CS_TDEP_PCALY_LINE2_REF_A_TST_REAL 16
H1:CAL-CS_TDEP_PCALY_LINE2_REF_A_TST_IMAG 16
H1:CAL-CS_TDEP_ESD_LINE1_REF_C_IMAG 16
H1:CAL-CS_TDEP_DARM_LINE1_REF_A_USUM_REAL 16
H1:CAL-CS_TDEP_DARM_LINE1_REF_A_USUM_INV_REAL 16
H1:CAL-CS_TDEP_DARM_LINE1_REF_A_USUM_INV_IMAG 16
H1:CAL-CS_TDEP_DARM_LINE1_REF_A_USUM_IMAG 16
H1:CAL-CS_TDEP_DARM_LINE1_REF_A_TST_REAL 16
H1:CAL-CS_TDEP_DARM_LINE1_REF_A_TST_IMAG 16
H1:CAL-CS_TDEP_DARM_LINE1_UNCERTAINTY 16
H1:CAL-CS_TDEP_PCALY_LINE1_UNCERTAINTY 16
H1:CAL-CS_TDEP_PCALY_LINE2_UNCERTAINTY 16
H1:CAL-CS_TDEP_PCALY_LINE3_UNCERTAINTY 16
H1:CAL-CS_TDEP_SUS_LINE1_UNCERTAINTY 16
H1:CAL-CS_CARM_DELTAF_DQ 16384
H1:CAL-CS_LINE_SUM_DQ 16384
H1:CAL-DARM_CTRL_WHITEN_OUT_DBL_DQ 16384
H1:CAL-DARM_ERR_WHITEN_OUT_DBL_DQ 16384
H1:CAL-DELTAL_CTRL_DBL_DQ 4096
H1:CAL-DELTAL_CTRL_PUM_DBL_DQ 4096
H1:CAL-DELTAL_CTRL_TST_DBL_DQ 4096
H1:CAL-DELTAL_CTRL_UIM_DBL_DQ 4096
H1:CAL-DELTAL_EXTERNAL_DQ 16384
H1:CAL-DELTAL_RESIDUAL_DBL_DQ 16384
H1:PEM-MX_ACC_BEAMTUBE_CRYO_Y_DQ 2048
H1:PEM-MX_SEIS_VEA_FLOOR_QUAD_SUM_DQ 256
H1:PEM-MX_SEIS_VEA_FLOOR_X_DQ 256
H1:PEM-MX_SEIS_VEA_FLOOR_Y_DQ 256
H1:PEM-MX_SEIS_VEA_FLOOR_Z_DQ 256
H1:PEM-VAULT_MAG_1030X195Y_COIL_QUAD_SUM_DQ 4096
H1:PEM-VAULT_MAG_1030X195Y_COIL_X_DQ 4096
H1:PEM-VAULT_MAG_1030X195Y_COIL_Y_DQ 4096
H1:PEM-VAULT_MAG_1030X195Y_COIL_Z_DQ 4096
H1:PEM-VAULT_SEIS_1030X195Y_STS2_QUAD_SUM_DQ 256
H1:PEM-VAULT_SEIS_1030X195Y_STS2_X_DQ 256
H1:PEM-VAULT_SEIS_1030X195Y_STS2_Y_DQ 256
H1:PEM-VAULT_SEIS_1030X195Y_STS2_Z_DQ 256
H1:PEM-MY_ACC_BEAMTUBE_CRYO_X_DQ 2048
H1:PEM-MY_SEIS_VEA_FLOOR_QUAD_SUM_DQ 256
H1:PEM-MY_SEIS_VEA_FLOOR_X_DQ 256
H1:PEM-MY_SEIS_VEA_FLOOR_Y_DQ 256
H1:PEM-MY_SEIS_VEA_FLOOR_Z_DQ 256
H1:CAL-PCALX_EXC_SUM_DQ 16384
H1:CAL-PCALX_FPGA_DTONE_IN1_DQ 16384
H1:CAL-PCALX_IRIGB_OUT_DQ 16384
H1:CAL-PCALX_RX_PD_OUT_DQ 16384
H1:CAL-PCALX_TX_PD_OUT_DQ 16384
H1:CAL-PCALY_OSC_SUM_ON 16
H1:CAL-PCALY_EXC_SUM_DQ 16384
H1:CAL-PCALY_FPGA_DTONE_IN1_DQ 16384
H1:CAL-PCALY_IRIGB_OUT_DQ 16384
H1:CAL-PCALY_RX_PD_OUT_DQ 16384
H1:CAL-PCALY_TX_PD_OUT_DQ 16384
gstlal-ugly/share/etg/Makefile.gstlal_etg_offline
+ 19
− 30
View file @ 6a456115
......@@ -9,22 +9,18 @@ CONDOR_COMMANDS:=--condor-command=accounting_group=$(ACCOUNTING_TAG) --condor-co
# Triggering parameters #
#########################
# The GPS start time for analysis
#START = 1176638000
#START = 1176630000
SEG_PAD = 1000
# The GPS start time for analysis
START = 1187000000
FSTART=$(shell echo $$((${START}-${SEG_PAD})))
# The GPS end time for analysis
#STOP = 1176639000
#STOP = 1176640000
#STOP = 1188000000
STOP = 1187100000
OUTPATH = $(PWD)
# Number of streams (N_channels x N_rates_per_channel) that each processor will analise
N_STREAMS = 500
# Number of threads (N_channels x N_rates_per_channel) that each cpu will process
N_THREADS = 400
MISMATCH = 0.2
QHIGH = 40
......@@ -54,27 +50,17 @@ SEGMENT_MIN_LENGTH = 512
FRAME_TYPE=R
#######################
# GSTLAL VETO Options #
#######################
# Vetoes file names
# Obtain veto definer from here: https://code.pycbc.phy.syr.edu/detchar/veto-definitions/blob/master/cbc/O2/
# As of commit on August 30, 2017: "Added new version of L1, H1 earthquake flag"
COMMIT = 5449edf6bf96fbd428add6551a51397bc5777f11
VETODEF = H1L1-HOFT_C00_O2_CBC.xml
#################
# Web directory #
#################
# A user tag for the run
TAG = O2_C00
#TAG = O2_C00
# Run number
RUN = run_1
#RUN = run_1
# A web directory for output (note difference between cit+uwm and Atlas)
# cit & uwm
WEBDIR = ~/public_html/observing/$(TAG)/$(START)-$(STOP)-$(RUN)
#WEBDIR = ~/public_html/observing/$(TAG)/$(START)-$(STOP)-$(RUN)
# Atlas
#WEBDIR = ~/WWW/LSC/testing/$(TAG)/$(START)-$(STOP)-test_dag-$(RUN)
......@@ -93,36 +79,39 @@ dag : frame.cache plots channel_list.txt segments.xml.gz
--gps-start-time $(START) \
--gps-end-time $(STOP) \
--frame-cache frame.cache \
--frame-segments-file segments.xml.gz \
--channel-list channel_list.txt \
--out-path $(OUTPATH) \
--streams $(N_STREAMS)\
--threads $(N_THREADS)\
--mismatch $(MISMATCH) \
--qhigh $(QHIGH) \
$(CONDOR_COMMANDS) \
--request-cpu 2 \
--request-memory 5GB \
--request-memory 11GB \
--verbose \
--disable-web-service
# --web-dir $(WEBDIR) \
full_channel_list.txt : frame.cache
FrChannels $$(head -n 1 $^ | awk '{ print $$5}' | sed -e "s@file://localhost@@g") > $@
# FIXME Determine channel list automatically.
#full_channel_list.txt : frame.cache
# FrChannels $$(head -n 1 $^ | awk '{ print $$5}' | sed -e "s@file://localhost@@g") > $@
# Produce segments file
segments.xml.gz : frame.cache
ligolw_segment_query_dqsegdb --segment-url=${SEG_SERVER} -q --gps-start-time ${START} --gps-end-time ${STOP} --include-segments=$(LIGO_SEGMENTS) --result-name=datasegments > $@
ligolw_segment_query_dqsegdb --segment-url=${SEG_SERVER} -q --gps-start-time ${FSTART} --gps-end-time ${STOP} --include-segments=$(LIGO_SEGMENTS) --result-name=datasegments > $@
ligolw_cut --delete-column segment:segment_def_cdb --delete-column segment:creator_db --delete-column segment_definer:insertion_time $@
gstlal_segments_trim --trim $(SEGMENT_TRIM) --gps-start-time $(START) --gps-end-time $(STOP) --min-length $(SEGMENT_MIN_LENGTH) --output $@ $@
gstlal_segments_trim --trim $(SEGMENT_TRIM) --gps-start-time $(FSTART) --gps-end-time $(STOP) --min-length $(SEGMENT_MIN_LENGTH) --output $@ $@
frame.cache :
# FIXME force the observatory column to actually be instrument
if [[ ${CLUSTER} == *"ligo-wa.caltech.edu" ]] ; then \
gw_data_find -o H -t H1_$(FRAME_TYPE) -l -s $(START) -e $(STOP) --url-type file -O $@ ; \
gw_data_find -o H -t H1_$(FRAME_TYPE) -l -s $(FSTART) -e $(STOP) --url-type file -O $@ ; \
elif [[ ${CLUSTER} == *"ligo-la.caltech.edu" ]] ; then \
gw_data_find -o L -t L1_$(FRAME_TYPE) -l -s $(START) -e $(STOP) --url-type file -O $@ ; \
gw_data_find -o L -t L1_$(FRAME_TYPE) -l -s $(FSTART) -e $(STOP) --url-type file -O $@ ; \
fi
# FIXME Add webpages once we have output
# Make webpage directory and copy files across
#$(WEBDIR) : $(MAKEFILE_LIST)
# mkdir -p $(WEBDIR)/OPEN-BOX
......
gstlal-ugly/share/etg/channel_list.txt deleted 100644 → 0
+ 0
− 100
View file @ ed81d7f3
H1:CAL-CS_CARM_DELTAF_DQ 16384
H1:CAL-CS_LINE_SUM_DQ 16384
H1:CAL-DARM_CTRL_WHITEN_OUT_DBL_DQ 16384
H1:CAL-DARM_ERR_WHITEN_OUT_DBL_DQ 16384
H1:CAL-DELTAL_EXTERNAL_DQ 16384
H1:CAL-DELTAL_RESIDUAL_DBL_DQ 16384
H1:CAL-PCALX_FPGA_DTONE_IN1_DQ 16384
H1:CAL-PCALX_IRIGB_OUT_DQ 16384
H1:CAL-PCALX_RX_PD_OUT_DQ 16384
H1:CAL-PCALX_TX_PD_OUT_DQ 16384
H1:CAL-PCALY_EXC_SUM_DQ 16384
H1:CAL-PCALY_FPGA_DTONE_IN1_DQ 16384
H1:CAL-PCALY_IRIGB_OUT_DQ 16384
H1:CAL-PCALY_RX_PD_OUT_DQ 16384
H1:CAL-PCALY_TX_PD_OUT_DQ 16384
H1:IMC-F_OUT_DQ 16384
H1:IMC-I_OUT_DQ 16384
H1:LSC-ASAIR_A_RF45_I_ERR_DQ 16384
H1:LSC-ASAIR_A_RF45_Q_ERR_DQ 16384
H1:LSC-DARM_IN1_DQ 16384
H1:LSC-DARM_OUT_DQ 16384
H1:LSC-MCL_IN1_DQ 16384
H1:LSC-MCL_OUT_DQ 16384
H1:LSC-MICH_IN1_DQ 16384
H1:LSC-MICH_OUT_DQ 16384
H1:LSC-MOD_RF45_AM_AC_OUT_DQ 16384
H1:LSC-PRCL_IN1_DQ 16384
H1:LSC-PRCL_OUT_DQ 16384
H1:LSC-REFLAIR_A_RF45_I_ERR_DQ 16384
H1:LSC-REFLAIR_A_RF45_Q_ERR_DQ 16384
H1:LSC-REFLAIR_A_RF9_I_ERR_DQ 16384
H1:LSC-REFLAIR_A_RF9_Q_ERR_DQ 16384
H1:LSC-REFL_SERVO_CTRL_OUT_DQ 16384
H1:LSC-REFL_SERVO_ERR_OUT_DQ 16384
H1:LSC-SRCL_IN1_DQ 16384
H1:LSC-SRCL_OUT_DQ 16384
H1:OMC-DCPD_NORM_OUT_DQ 16384
H1:OMC-DCPD_NULL_OUT_DQ 16384
H1:OMC-DCPD_SUM_OUT_DQ 16384
H1:OMC-LSC_DITHER_OUT_DQ 16384
H1:OMC-LSC_I_OUT_DQ 16384
H1:OMC-PZT1_MON_AC_OUT_DQ 16384
H1:OMC-PZT2_MON_AC_OUT_DQ 16384
H1:PEM-CS_ACC_BEAMTUBE_MCTUBE_Y_DQ 16384
H1:PEM-CS_ACC_BSC1_ITMY_Y_DQ 16384
H1:PEM-CS_ACC_BSC3_ITMX_X_DQ 16384
H1:PEM-CS_ACC_HAM6_OMC_Z_DQ 16384
H1:PEM-CS_ACC_PSL_PERISCOPE_X_DQ 16384
H1:PEM-CS_ADC_4_30_16K_OUT_DQ 16384
H1:PEM-CS_ADC_4_31_16K_OUT_DQ 16384
H1:PEM-CS_MIC_EBAY_RACKS_DQ 16384
H1:PEM-CS_MIC_LVEA_BS_DQ 16384
H1:PEM-CS_MIC_LVEA_HAM7_DQ 16384
H1:PEM-CS_MIC_LVEA_INPUTOPTICS_DQ 16384
H1:PEM-CS_MIC_LVEA_OUTPUTOPTICS_DQ 16384
H1:PEM-CS_MIC_LVEA_VERTEX_DQ 16384
H1:PEM-CS_MIC_LVEA_XMANSPOOL_DQ 16384
H1:PEM-CS_MIC_LVEA_YMANSPOOL_DQ 16384
H1:PEM-CS_MIC_PSL_CENTER_DQ 16384
H1:PEM-CS_RADIO_EBAY_NARROWBAND_1_DQ 16384
H1:PEM-CS_RADIO_EBAY_NARROWBAND_2_DQ 16384
H1:PEM-CS_RADIO_LVEA_NARROWBAND_1_DQ 16384
H1:PEM-CS_RADIO_LVEA_NARROWBAND_2_DQ 16384
H1:PEM-CS_RADIO_ROOF1_BROADBAND_DQ 16384
H1:PEM-CS_RADIO_ROOF2_BROADBAND_DQ 16384
H1:PEM-CS_RADIO_ROOF3_BROADBAND_DQ 16384
H1:PEM-CS_RADIO_ROOF4_BROADBAND_DQ 16384
H1:PEM-EX_ACC_BSC9_ETMX_Y_DQ 16384
H1:PEM-EX_MIC_EBAY_RACKS_DQ 16384
H1:PEM-EX_MIC_VEA_MINUSX_DQ 16384
H1:PEM-EX_MIC_VEA_PLUSX_DQ 16384
H1:PEM-EY_ACC_BSC10_ETMY_X_DQ 16384
H1:PEM-EY_MIC_EBAY_RACKS_DQ 16384
H1:PEM-EY_MIC_VEA_MINUSY_DQ 16384
H1:PEM-EY_MIC_VEA_PLUSY_DQ 16384
H1:PSL-FSS_FAST_MON_OUT_DQ 16384
H1:PSL-FSS_MIXER_OUT_DQ 16384
H1:PSL-FSS_PC_MON_OUT_DQ 16384
H1:PSL-FSS_TPD_DC_OUT_DQ 16384
H1:PSL-ILS_HV_MON_OUT_DQ 16384
H1:PSL-ILS_MIXER_OUT_DQ 16384
H1:PSL-ISS_AOM_DRIVER_MON_OUT_DQ 16384
H1:PSL-ISS_PDA_REL_OUT_DQ 16384
H1:PSL-ISS_PDB_REL_OUT_DQ 16384
H1:PSL-OSC_PD_AMP_DC_OUT_DQ 16384
H1:PSL-OSC_PD_BP_DC_OUT_DQ 16384
H1:PSL-OSC_PD_INT_DC_OUT_DQ 16384
H1:PSL-OSC_PD_ISO_DC_OUT_DQ 16384
H1:PSL-PMC_HV_MON_OUT_DQ 16384
H1:PSL-PMC_MIXER_OUT_DQ 16384
H1:PSL-PWR_HPL_DC_OUT_DQ 16384
H1:PEM-CS_MAG_EBAY_LSCRACK_X_DQ 8192
H1:PEM-CS_MAG_EBAY_LSCRACK_Y_DQ 8192
H1:PEM-CS_MAG_EBAY_LSCRACK_Z_DQ 8192
H1:PEM-CS_MAG_EBAY_SUSRACK_X_DQ 8192
H1:PEM-CS_MAG_EBAY_SUSRACK_Y_DQ 8192
H1:PEM-CS_MAG_EBAY_SUSRACK_Z_DQ 8192
H1:PEM-CS_MAG_LVEA_INPUTOPTICS_X_DQ 8192
H1:PEM-CS_MAG_LVEA_INPUTOPTICS_Y_DQ 8192
H1:PEM-CS_MAG_LVEA_INPUTOPTICS_Z_DQ 8192
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment